

Maxim > Design Support > Technical Documents > Application Notes > A/D and D/A Conversion/Sampling Circuits > APP 802 Maxim > Design Support > Technical Documents > Application Notes > Interface Circuits > APP 802

Keywords: SPI, SPI interface, SCK, MOSI, MISO, CS, I/O ports, bit banging, SPI peripheral.

APPLICATION NOTE 802

Interfacing SPI Peripherals to the MAX7651 Processor

Sep 17, 2001

Abstract: This article explains how to interface a GPIO port to an SPI peripheral. It defines the basics of the SPI protocol, the signals and the four transfer variations for the SCK signal. A software routine is included to implement the SPI interface using the MAX7651, a flash programmable 12-bit integrated data-acquisition system.

Introduction

The SPITM bus is a 4-wire serial communications interface used by many microprocessor peripheral chips. The MAX7651 microprocessor does not include dedicated hardware to implement the interface. However, simple software routines are shown that can send and receive data to SPI peripherals.

The 4 pins of the SPI interface are as follows:

- SCK (Serial Data Clock): Data is shifted/latched on the rising or falling edge of SCK (see next section).
- MOSI (Master Output/Slave Input): Data is transmitted *out* of this pin if the chip is a Master and *into* this pin if the chip is a Slave.
- MISO (Master Input/Slave Output): Data is received *into* this pin if the chip is a Master and transmitted *out* of this pin if the chip is a Slave.
- Active-Low CS (Chip Select, active low): Tells the peripheral that a transfer is about to begin.

The SPI protocol defines four combinations of SCK phase and polarity with respect to the data. If a chip has control bits to set these four states, they are generally referred to as CPOL (clock polarity) and CPHA (clock phase). SPI always transfers data in 8-bit blocks. You can transfer as many 8-bit blocks as you want. For example, a 16-bit write asserts Active-Low CS from the beginning of the first 8 bits until the end of the sixteenth bit.

Table 1. The Four Variations

CPOL	СРНА	Transfer
0	0	SCK rising-edge transfer. SCK transitions in middle of bit timing.
1	0	SCK falling-edge transfer. SCK transitions in middle of bit timing.
0	1	SCK falling-edge transfer.

		SCK transitions at beginning of bit timing.
1	1	SCK rising-edge transfer. SCK transitions at beginning of bit timing.

When reading a data sheet for a SPI peripheral, it is common to see a reference to the SPI mode as CPOL = 0, CPHA = 0, etc., even though the chip itself does not physically contain these bit definitions. Rather, the SPI interface is "hard-wired" to send/receive data as if the CPOL and CPHA bits had been set to 0. For example, the MAX5154 12-bit DAC uses a SPI interface with rising-edge mid-bit data transfer. This corresponds to CPOL = 0, CPHA = 0 protocol. Because this is by far the most common SPI transfer, that is the example code we will discuss. See the following diagram, which is from the MAX5154 data sheet. The signal Active-Low CS is the SPI signal Active-Low SS, SCLK is SCK, and DIN would be connected to MODI, because the peripheral is a Slave, with only an input (no readback). This part uses 16 bits in the transfer.




Figure 1. Serial interface timing diagram.

Code Example: 8-Bit Data Transfer

The following example is the most common type of SPI transfer, with CPO = 0 and CPHA = 0. The routine does not assume anything about the clock speed of the MAX7651, as the I/O port bits are simply "bit-banged" as fast as possible. Data-transfer times are shown at the end of this section.

Figure 2 shows typical connections between the MAX7651/MAX7652 and an SPI peripheral.




Figure 2. General SPI connection.

The number {N} inside the comment field is the number of clock cycles to execute the instruction.

; SPI data transfer for 8-bit peripherals. MAX7651 is Master; peripheral is Slave. .

Page 2 of 4

```
; The following SPI-defined pins are used. (Some peripherals are write only, so only 3 wires are needed.)
: SCK: The data transfer clock
; MISO: Master Input data (from peripheral), not always used
; MOSI: Master Output data (to peripheral)
; SS: Slave Select (active low)
          SCK
                     EQU
                              P1.0
          MISO
                     EQU
                              P1.1
          MOSI
                     EQU
                              P1.2
                                           ; Use Port 1, but this is 100% arbitrary. Use any available
          CS
                     EQU
                              P1.3
                                           pins.
; Now we need to use some of the internal RAM in the MAX7651 as data storage.
; For speed of execution, two of these variables must be located in the RAM area
; that allows bit addressing within the byte. In the MAX7651, the RAM space corresponds
; to addresses 20H to 2FH. Addresses below 20H or above 2FH cannot be bit-addressed!
          SPI In
                     EQU
                              20H
                                           ; Result of 8-bit read from Slave.
                              21H
          SPI Out EQU
                                           ; Data we wish to send to Slave.
; Lastly, we need a loop counter to keep track of sending the 8 bits.
; This can be either an 'R' register (R0-R7) or
; any RAM register (doesn't have to be bit-addressable). Let's use a RAM
; register.
          LOOP
                     EQU
                              30H
                                           ; Can be anywhere in the map; this is just an example.
; It is assumed that when called, the chip select bit SS is already set to 1.
SPI IO: CLR
                   SCK
                                      ; SCK starts off low. {1}
                  CS
                                      ; Clearing CS begins the data transfer. {1}
         CLR
         SETB
                  MISO
                                      ; To be used as input, must be set internally. {1}
         MOV
                                      ; Eight bits to transfer. {3}
                  LOOP.#8
XFER:
         MOV
                                      ; Move bit 7 into Carry (SPI is MSB first). {2}
                  C,SPI Out.7
         MOV
                  MOSI,C
                                      ; I/O port reflects the Carry bit, which is the Data bit. {2}
         SETB
                  SCK
                                      ; Generate SCK rising edge, after Data is stable. {1}
         MOV
                  C.MISO
                                      ; Read data from Slave into Carry (optional). {2}
         MOV
                  SPI_In.7,C
                                      ; Copy into the received data byte, bit-7 position. {2}
         CLR
                  SCK
                                      ; Generate SCK falling edge, after data read in. {1}
         MOV
                  A,SPI Out
                                      ; Accumulator is temp holder for shift operation. {2}
         RL
                                      ; Rotate left (but not through Carry!). {1}
                  Α
         MOV
                  SPI_Out, A
                                      ; Prepare bit 7 for next transfer to Slave. {2}
```

MOV A,SPI_In ; Get previous Slave read data. {2}

RL A ; Rotate left to get next bit position into proper spot. {1}

MOV SPI_In,A ; Save result. {2}

DJNZ LOOP,XFER ; Decrement LOOP. Jump if not zero to XFER. {3}

; Transfer done.

SETB CS ; De-assert chip select. {1}

.END ; Tell assembler code completed.

The total number of CPU cycles to transfer 8 bits (both read and write to Slave) is $6 + 8 \times 23 + 1 = 191$. For reading or writing only, the total is $6 + 8 \times 18 + 1 = 151$ CPU cycles. The following table shows various transfer rates using common MAX7651 clock speeds.

Table 2. Transfer Rates

MAX7651 Clock Speed	Bit Transfer Time	Total Read/Write Transfer Time
12MHz	7.95us (~125KHz)	63.6us
11.0592MHz	8.63us (~116KHz)	69.08us
4MHz	23.88us (~41.9KHz)	191us

From this table, we can see that the fastest SPI byte transfer is approximately 15.7KHz whereas the slowest rate is 5.2KHz. This is much slower than a dedicated 1MHz SPI hardware port! Therefore, if the MAX7651 is to be used as a Slave, then the SPI Master must be set for the slowest bit transfer speed (125KHz) and the MAX7651 must operate at a 12MHz clock speed.

Related Parts		
MAX5154	Low-Power, Dual, 12-Bit Voltage-Output DACs with Serial Interface	Free Samples
MAX7651	Flash Programmable 12-Bit Integrated Data-Acquisition Systems	
MAX7652	Flash Programmable 12-Bit Integrated Data-Acquisition Systems	

More Information

For Technical Support: http://www.maximintegrated.com/support

For Samples: http://www.maximintegrated.com/samples

Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 802: http://www.maximintegrated.com/an802

APPLICATION NOTE 802, AN802, AN 802, APP802, Appnote802, Appnote 802

Copyright © by Maxim Integrated Products

Additional Legal Notices: http://www.maximintegrated.com/legal