



P-Channel Enhancement Mode Power MOSFET

<p>Description</p> <p>The GT700P08K uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.</p> <p>General Features</p> <ul style="list-style-type: none"> ● V_{DS} -80V ● I_D (at $V_{GS} = -10V$) -20A ● $R_{DS(ON)}$ (at $V_{GS} = -10V$) < 72mΩ ● 100% Avalanche Tested ● RoHS Compliant <p>Application</p> <ul style="list-style-type: none"> ● Power switch ● DC/DC converters 	 <p>Schematic diagram</p>  <p>TO-252</p>		
Device	Package	Marking	Packaging
GT700P08K	TO-252	GT700P08	2500pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted			
Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	-80	V
Continuous Drain Current	I_D	-20	A
Pulsed Drain Current (note1)	I_{DM}	-80	A
Gate-Source Voltage	V_{GS}	± 20	V
Power Dissipation	P_D	125	W
Single pulse avalanche energy (note2)	E_{AS}	81	mJ
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	$^\circ\text{C}$

Thermal Resistance			
Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	75	$^\circ\text{C/W}$
Maximum Junction-to-Case	R_{thJC}	1	$^\circ\text{C/W}$


Specifications $T_J = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-80	--	--	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -80\text{V}, V_{\text{GS}} = 0\text{V}$	--	--	-1	μA
Gate-Source Leakage	I_{GSS}	$V_{\text{GS}} = \pm 20\text{V}$	--	--	± 100	nA
Gate-Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-2	-2.5	-3.5	V
Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -2\text{A}$	--	58	72	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = -5\text{V}, I_D = -2\text{A}$	--	6	--	S
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -40\text{V}, f = 1.0\text{MHz}$	--	1615	--	pF
Output Capacitance	C_{oss}		--	122	--	
Reverse Transfer Capacitance	C_{rss}		--	4	--	
Total Gate Charge	Q_g	$V_{\text{DD}} = -40\text{V}, I_D = -10\text{A}, V_{\text{GS}} = -10\text{V}$	--	75	--	nC
Gate-Source Charge	Q_{gs}		--	16	--	
Gate-Drain Charge	Q_{gd}		--	19	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -40\text{V}, I_D = -10\text{A}, R_G = 3\Omega$	--	18	--	ns
Turn-on Rise Time	t_r		--	20	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	55	--	
Turn-off Fall Time	t_f		--	35	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I_s	$T_C = 25^\circ\text{C}$	--	--	-20	A
Body Diode Voltage	V_{SD}	$T_J = 25^\circ\text{C}, I_{\text{SD}} = -2\text{A}, V_{\text{GS}} = 0\text{V}$	--	--	-1.2	V
Reverse Recovery Charge	Q_{rr}	$I_F = -20\text{A}, V_{\text{GS}} = 0\text{V}$ $dI/dt = -100\text{A}/\mu\text{s}$	--	71	--	nC
Reverse Recovery Time	T_{rr}		--	49	--	ns


Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical R_G
3. EAS condition : $T_J=25^\circ\text{C}$, $V_{\text{DD}}=-50\text{V}$, $V_{\text{GS}}=-10\text{V}$, $L=0.5\text{mH}$, $R_g=25\Omega$


Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area






Figure 9. Normalized Maximum Transient Thermal Impedance



TO-252 Package information

COMMON DIMENSIONS

SYMBOL	mm		
	MIN	NOM	MAX
A	2.20	2.30	2.40
A1	0.00	-	0.20
A2	0.97	1.07	1.17
b	0.68	0.78	0.90
b3	5.20	5.33	5.50
c	0.43	0.53	0.63
D	5.98	6.10	6.22
D1	5.30REF		
E	6.40	6.60	6.80
E1	4.63	-	-
e	2.286BSC		
H	9.40	10.10	10.50
L	1.38	1.50	1.75
L1	2.90REF		
L2	0.51BSC		
L3	0.88	-	1.28
L4	0.50	-	1.00
L5	1.65	1.80	1.95
θ	0°	-	8°