4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

General Description

The Himalaya series of voltage regulator ICs and power modules enable cooler, smaller, and simpler power supply solutions. The MAXM17537 is an easy-to-use, step-down power module that combines a switching power supply controller, dual n-channel MOSFET power switches, fully shielded inductor, and the compensation components in a low-profile, thermally-efficient system-in-package (SiP). The device operates over a wide input-voltage range of 4.5V to 60V and delivers up to 3A continuous output current with excellent line and load regulation over an outputvoltage range of 8V to 24V. The high level of integration significantly reduces design complexity and manufacturing risks, and offers a true plug-and-play power supply solution, reducing time to market.

The device can be operated in the pulse-width modulation (PWM), pulse-frequency modulation (PFM), or discontinuous-conduction mode (DCM) control schemes.

The MAXM17537 is available in a low-profile, highly thermal-emissive, compact, 29-pin, 9mm x 15mm x 4.32mm SiP package that reduces power dissipation in the package and enhances efficiency. The package is easily soldered onto a printed circuit board and suitable for automated circuit board assembly.

Applications

- Test and Measurement Equipment
- Distributed Supply Regulation
- FPGA and DSP Point-of-Load Regulator
- Base-Station Point-of-Load Regulator
- HVAC and Building Control System

Benefits and Features

- Reduces Design Complexity, Manufacturing Risks, and Time to Market
 - Integrated Synchronous Step-Down DC-DC Converter
 - Integrated Inductor
 - Integrated FETs
 - Integrated Compensation Components
- Saves Board Space in Space-Constrained Applications
 - Complete Integrated Step-Down Power Supply in a Single Package
 - Small Profile, 9mm x 15mm x 4.32mm SiP Package
 - Simplified PCB Design with Minimal External BOM Components
- Offers Flexibility for Power-Design Optimization
 - Wide Input-Voltage Range from 4.5V to 60V
 - Output-Voltage Adjustable Range from 8V to 24V
 - Adjustable Frequency with External Frequency Synchronization (100kHz to 2.2MHz)
 - PWM, PFM, or DCM Current-Mode Control
 - Programmable Soft-Start
 - Auxiliary Bootstrap LDO for Improved Efficiency
 - Optional Programmable EN/UVLO
- Operates Reliably in Adverse Industrial Environments
 - Integrated Thermal Protection
 - Hiccup Mode Overload Protection
 - RESET Output-Voltage Monitoring
 - Operating Temperature Range (-40°C to +125°C)

Ordering Information appears at end of data sheet.



4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Typical Application Circuit



4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Absolute Maximum Ratings

IN to PGND	0.3V to +65V
EN/UVLO, SS to SGND	0.3V to +65V
LX to PGND	0.3V to (V _{IN} + 0.3V)
BST to PGND	-0.3V to +70V
BST to LX	0.3V to +6.5V
BST to V _{CC}	0.3V to +65V
FB, CF, RESET, MODE/SYNC, RT to	
DL, V _{CC} to PGND	0.3V to +6.5V
SGND to PGND	0.3V to +0.3V

EXTVCC to PGND	0.3V to +26V
OUT to PGND ($V_{IN} \le 24V$)	0.3V to (V _{IN} + 0.3V)
OUT to PGND (V _{IN} > 24V)	0.3V to +24V
Output Short-Circuit Duration	Continuous
Operating Temperature Range	40°C to +125°C
Junction Temperature (Note 1)	+150°C
Storage Temperature Range	55°C to +150°C
Soldering Temperature (reflow)	+240°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information PACKAGE TYPE: 29-PIN SiP

Package Code	L29915#1			
Outline Number	21-100177			
Land Pattern Number	90-100055			
Thermal Resistance, Four-Layer Board (Note 2):				
Junction to Ambient (θ_{JA})	24°C/W			

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Note 2: Package thermal resistance is measured on an evaluation board with natural convection.

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Electrical Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = OPEN (450kHz), V_{PGND} = V_{SGND} = V_{MODE/SYNC} = 0V, LX = SS = \overline{RESET} = CF = DL = V_{CC} = OUT = open, V_{EXTVCC} = 0V, V_{BST}$ to $V_{LX} = 5V, V_{FB} = 1V, T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to SGND, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY (V _{IN})						
Input-Voltage Range	V _{IN}		4.5		60	V
Input-Shutdown Current	I _{IN_SH}	V _{EN/UVLO} = 0V, (Shutdown mode)		11	16	μA
Input-Quiescent Current	IQ_PFM	MODE/SYNC = open		128		μA
	IQ DCM	DCM mode		1.27	2	
	I _{Q_PWM}	PWM mode, no load, V _{OUT} = V _{EXTVCC} = 5V		14.5		mA
ENABLE/UNDERVOLTAGE	OCKOUT (EN/U	VLO)				
	V _{ENR}	V _{EN/UVLO} rising	1.185	1.215	1.245	
EN/UVLO Threshold	V _{ENF}	V _{EN/UVLO} falling	1.06	1.09	1.12	V
Enable Pullup Resistor	R _{ENP}	Pullup resistor between IN and EN/UVLO pins	3.15	3.32	3.45	MΩ
LOW DROPOUT (INLDO)						
		6V < V _{IN} < 60V, I _{VCC} = 1mA	4.75	5	5.25	
V _{CC} Output-Voltage Range	V _{CC}	1mA < I _{VCC} < 45mA	4.75	5	5.25	V
V _{CC} Current Limit	IVCC_MAX	V _{CC} = 4.3V, V _{IN} = 7V	50	90	150	mA
IN to V _{CC} Dropout	V _{CC_DO}	V _{IN} = 4.5V, I _{VCC} = 45mA			0.4	V
V/ 10/10	V _{CC UVR}	V _{CC} rising	4.1	4.2	4.3	- V
V _{CC} UVLO	V _{CC} UVF	V _{CC} falling	3.7	3.8	3.9	
LOW DROPOUT (EXTVCC)						
EXTVCC Operating- Voltage Range			4.84		24	V
EXTVCC Switch-Over		Rising	4.56	4.7	4.84	
Voltage		Falling	4.33	4.45	4.6	V
EXTVCC to V _{CC} Dropout	V _{EXTVCC_DO}	V _{EXTVCC} = 5V, I _{EXTVCC} = 45mA			0.6	V
EXTVCC Current Limit	IEXTVCC_MAX	V _{CC} = 4.3V, EXTVCC = 8V	45	85	140	mA
SOFT-START (SS)						
Charging Current	I _{SS}	V _{SS} = 0.5V	4.7	5	5.3	μA
OUTPUT SPECIFICATIONS						
Line-Regulation Accuracy		V _{IN} = 15V to 60V, V _{OUT} = 12V		0.1		mV/V
Load-Regulation Accuracy		Tested with I_{OUT} = 0 to 3A at V_{OUT} = 12V		6		mV/A
		MODE/SYNC = SGND or MODE = V_{CC}	0.8875	0.9	0.9135	- V
FB-Regulation Voltage	V _{FB_REG}	MODE/SYNC = OPEN	0.8875	0.915	0.936	
FB Input-Bias Current	I _{FB}	0 < V _{FB} < 1V	-75		+75	nA
FB Undervoltage Trip Level to Cause Hiccup	V _{FB_HICF}		0.55	0.58	0.61	V
HICCUP Timeout				32768		Cycles

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = OPEN (450kHz), V_{PGND} = V_{SGND} = V_{MODE/SYNC} = 0V, LX = SS = \overline{RESET} = CF = DL = V_{CC} = OUT = open, V_{EXTVCC} = 0V, V_{BST}$ to $V_{LX} = 5V, V_{FB} = 1V, T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to SGND, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
MODE/SYNC PIN						-	
	V _{M_DCM}	MODE/SYNC = V _{CC} (DCM Mode)	V _{CC} - 0.6				
MODE Threshold	V _{M PFM}	MODE/SYNC = OPEN (PFM mode)		V _{CC} / 2		- V	
	V _{M_PWM}	MODE/SYNC = GND (PWM mode)			0.6	1	
SYNC Frequency-Capture Range		f_{SW} set by R_{RT}	1.1 x f _{SW}		1.4 x f _{SW}	kHz	
SYNC Pulse Width			50			ns	
SYNC Threshold	V _{IH}		2.0			- v	
	VIL				0.8	v	
CURRENT LIMIT							
Average Current-Limit Threshold	I _{AVG_LIMIT}			4.4		A	
RT PIN							
Switching Frequency Accuracy		f _{SW} = 100kHz to 2.2MHz	-12		12	%	
Switching Frequency	fsw	R _{RT} = open	420	450	480	kHz	
Switching Frequency Adjustable Range			100		2200	kHz	
Minimum On-Time	t _{ON(MIN)}			114	160	ns	
RESET PIN							
RESET Output-Level Low		I _{RESET} = 10mA			400	mV	
RESET Output-Leakage Current		V _{RESET} = 5.5V	-100		100	nA	
V _{OUT} Threshold for RESET Assertion	V _{OUT_OKF}	V _{FB} falling	90.4	92.5	94.6	%	
V _{OUT} Threshold for RESET Deassertion	V _{OUT_OKR}	V _{FB} rising	93.4	95.5	97.7	%	
RESET Deassertion Delay after FB Reaches 95% Regulation				1024		Cycles	
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold		Temperature Rising		165		°C	
Thermal-Shutdown Hysteresis				10		°C	

Note 3: Electrical specifications are production tested at T_A = + 25°C. Specifications over the entire operating temperature range are guaranteed by design and characterization.

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Typical Operating Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in Table 1, unless otherwise noted.)



4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in <u>Table 1</u>, unless otherwise noted.)













OUTPUT VOLTAGE vs. LOAD CURRENT (15V OUTPUT, PWM MODE, f_{SW} = 700kHz)



OUTPUT VOLTAGE vs. LOAD CURRENT (15V OUTPUT, PFM MODE, f_{SW} = 700kHz)



OUTPUT VOLTAGE vs. LOAD CURRENT (24V OUTPUT, PWM MODE, f_{SW} = 1MHz)



4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in <u>Table 1</u>, unless otherwise noted.)









LOAD TRANSIENT (V_{IN} = 24V, V_{OUT} = 12V, I_{OUT} = 0A TO 1.5A PWM MODE, MODE = SGND) vota Vout Iout Iout 400µs/div









4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in <u>Table 1</u>, unless otherwise noted.)













4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted. The circuit values for different output-voltage applications are as in <u>Table 1</u>, unless otherwise noted.)









4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Pin Configuration



4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Pin Description

PIN	NAME	FUNCTION
1	V _{CC}	5V LDO Output. The V _{CC} is bypassed to PGND internally through a 2.2 μ F capacitor. Do not connect any external components to the V _{CC} pin.
2	RESET	Open-Drain $\overrightarrow{\text{RESET}}$ Output. The $\overrightarrow{\text{RESET}}$ output is driven low if FB drops below 92.5% of its set value. $\overrightarrow{\text{RESET}}$ goes high 1024 clock cycles after FB rises above 95.5% of its set value. See the $\overrightarrow{\text{RESET}}$ Output section for more details.
3	RT	Switching Frequency Programming Pin. Connect a resistor from RT to SGND to set the regulator's switching frequency. Leave RT open for the default 450kHz frequency. See the <u>Setting the Switching</u> <u>Frequency (RT)</u> section for more details.
4	SGND	Analog Ground.
5	CF	Compensation Pin. Connect a 2.2pF capacitor from CF to FB.
6	FB	Feedback Input. Connect FB to the center tap of an external resistor-divider from the OUT to SGND to set the output voltage.
7	SS	Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time.
8	EN/UVLO	Enable/Undervoltage-Lockout Input. Connect a resistor from EN/UVLO to SGND to set the UVLO threshold. By default, the module is enabled with the EN/UVLO pin open.
9, 28	IN	Power-Supply Input. Decouple to PGND with a capacitor; place the capacitor close to the IN and PGND pins.
10, 14-21, 27	PGND	Power Ground.
11	EXTVCC	External Power Supply Input for the Internal LDO. Applying a voltage between 4.7V and 24V at the EXTVCC pin bypasses the internal LDO and improves efficiency.
12	BST	Boost Flying Capacitor Node. Internally a 0.1μ F is connected from BST to LX. Do not connect any external components to the BST pin.
13	LX	Switching Node. Leave unconnected; do not connect any external components to the LX pin.
22-25	OUT	Regulator Output Pin. Connect a capacitor from OUT to PGND.
26	DL	Gate Drive for Low-Side MOSFET. Do not connect any external components to the DL pin.
29	MODE/ SYNC	PWM/PFM/DCM Mode-Selection Input. MODE pin configures the module to operate in PWM, PFM, or DCM modes of operation. Leave MODE unconnected for PFM operation (pulse skipping at light loads). Connect MODE to SGND for constant frequency PWM operation at all loads. Connect MODE to V _{CC} for DCM operation. The device can be synchronized to an external clock using this pin. See the <u>Mode Selection (MODE)</u> and <u>External Frequency Synchronization</u> sections for more details.
EP1, EP2, EP3	_	Exposed Pad. Create a large copper plane below the module connecting EP1, EP2, and EP3 to improve heat dissipation capability. PGND and SGND are shorted through this plane.

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Functional Diagrams



4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Detailed Description

The MAXM17537 is a high-efficiency, high-voltage, synchronous step-down module with dual-integrated MOSFETs that operates over a 4.5V to 60V input, and supports a programmable output voltage from 8V to 24V, delivering up to 3A current. Built-in compensation for the entire output-voltage range eliminates the need for external components. The feedback (FB) regulation accuracy over -40°C to +125°C is $\pm 1.5\%$.

The device features a peak-current-mode control architecture. An internal transconductance-error amplifier produces an integrated error voltage at an internal node that sets the duty cycle using a PWM comparator, a high-side current-sense amplifier, and a slope-compensation generator. At each rising edge of the clock, the high-side MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected. During the high-side MOSFET's on-time, the inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor releases the stored energy as its current ramps down and provides current to the output. The device features a MODE/SYNC pin that can be used to operate the device in PWM, PFM, or DCM control schemes and to synchronize the switching frequency to an external clock. The device integrates adjustable-input undervoltage lockout, adjustable soft-start, open-drain RESET, auxiliary bootstrap LDO, and DL-to-OUT short-detection features.

Mode Selection (MODE)

The logic state of the MODE/SYNC pin is latched when V_{CC} and EN/UVLO voltages exceed the respective UVLO rising thresholds and all internal voltages are ready to allow LX switching. If the MODE/SYNC pin is open at power-up, the device operates in PFM mode at light loads. If the MODE/SYNC pin is grounded at power-up, the device operates in constant-frequency PWM mode at all loads. Finally, if the MODE/SYNC pin is connected to V_{CC} at power-up, the device operates in constant frequency DCM mode at light loads. State changes on the MODE/SYNC pin are ignored during normal operation.

PWM Mode Operation

In PWM mode, the inductor current is allowed to go negative. PWM operation provides constant frequency operation at all loads, and is useful in applications sensitive to changes in switching frequency. However, the PWM mode of operation gives lower efficiency at light loads compared to PFM and DCM modes of operation.

PFM Mode Operation

The PFM mode of operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 2A (typ) every clock cycle until the output rises to 102.3% of the nominal voltage. Once the output reaches 102.3% of the nominal voltage, both the highside and low-side FETs are turned off and the device enters hibernation mode until the load discharges the output to 101.1% of the nominal voltage. Most of the internal blocks are turned off in hibernation mode to minimize quiescent current. After the output falls below 101.1% of the nominal voltage, the device comes out of hibernation mode, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102.3% of the nominal output voltage. The advantage of the PFM mode is higher efficiency at light loads because of lower quiescent current drawn from the supply. The disadvantage is that the output-voltage ripple is higher compared to PWM or DCM modes of operation and switching frequency is not constant at light loads.

DCM Mode Operation

DCM mode of operation features constant frequency operation down to lighter loads than PFM mode by not skipping pulses, but only disabling negative inductor current at light loads. DCM operation offers efficiency performance that lies between PWM and PFM modes

Linear Regulator

The MAXM17537 has two internal low-dropout (LDO) regulators that power V_{CC}. During power-up, when the EN/UVLO pin voltage is above the true shutdown voltage (0.8V), then the V_{CC} is powered from INLDO. When V_{CC} voltage is above the V_{CC} UVLO threshold and EXTVCC voltage is greater than 4.7V (typ), the V_{CC} is powered from EXTVCC LDO. Only one of the two LDOs is in operation at a time depending on the voltage level present at EXTVCC. Powering V_{CC} from EXTVCC increases efficiency at higher input voltages. EXTVCC voltage should not exceed 24V.

Typical V_{CC} output voltage is 5V. Internally V_{CC} is bypassed with a 2.2 μ F ceramic capacitor to PGND. See the <u>Electrical Characteristics</u> table for the current limit details for both the regulators. In applications where the buck converter output is connected to the EXTVCC pin, if the output is shorted to ground, then the transfer from EXTVCC LDO to INLDO happens seamlessly without any impact on the normal functionality.

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Setting the Switching Frequency (RT)

The switching frequency of the MAXM17537 can be programmed from 100kHz to 2.2MHz by using a resistor connected from RT to SGND. The switching frequency (f_{SW}) is related to the resistor connected at the RT pin (R_{RT}) by the following equation:

$$R_{RT} \cong \frac{19 \times 10^3}{f_{SW}} - 1.7$$

where R_{RT} is in $k\Omega$ and f_{SW} is in kHz. Leaving the RT pin unconnected causes the device to operate at the default switching frequency of 450kHz. See the <u>Electrical</u> <u>Characteristics</u> table for RT resistor value recommendations for a few common frequencies.

Operating Input Voltage Range

The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$V_{IN(MIN)} = \frac{V_{OUT} + I_{OUT(MAX)} \times 0.091}{1 - f_{SW(MAX)} \times \left(230 \times 10^{-9}\right)} + \left(I_{OUT(MAX)} \times 0.034\right)$$

$$V_{IN(MAX)} = \frac{V_{OUT}}{f_{SW(MAX)} \times t_{ON(MIN)}}$$

where,

V_{OUT} = Steady-state output voltage,

IOUT(MAX) = Maximum load current,

f_{SW(MAX)} = Maximum switching frequency,

 $t_{ON(MIN)}$ = Worst-case minimum switch on-time (160ns). Also, for duty cycle > 0.5;

$$V_{IN(MIN)} = (3.47 \times V_{OUT}) - (5.36 \times 10^{-5} \times f_{SW}) + 0.936$$

where f_{SW} is the switching frequency in Hz.

The component selection table, <u>Table 1</u> provides the operating input-voltage range and the optimum switching-frequency range for the different selected output voltages.

External Frequency Synchronization

The internal oscillator of the MAXM17537 can be synchronized to an external clock signal on the MODE/SYNC pin. The external synchronization clock frequency must be between 1.1 x f_{SW} and 1.4 x f_{SW} , where f_{SW} is the frequency programmed by the RT resistor. When an external clock is applied to the MODE/SYNC pin, the internal oscil-

lator frequency changes to the external clock frequency (from the original frequency based on the RT setting) after detecting 16 external clock edges. The converter operates in PWM mode during synchronization operation. When the external clock is applied to the MODE/ SYNC pin, the mode of operation changes to PWM from the initial state of PFM/DCM. When the external clock is removed on-the-fly, then the internal oscillator frequency changes to the RT set frequency and the converter still continues to operate in PWM mode. The minimum external clock high pulse width should be greater than 50ns. See the MODE/SYNC pin description in the <u>Electrical</u> *Characteristics* table for details.

DL-to-OUT Short Detection

In the MAXM17537, the DL and OUT pins are adjacent to each other. To prevent damage to the low-side FET in case the DL pin is shorted to the OUT pins, the DL-to-OUT short-detection feature has been implemented. If the MAXM17537 detects that the DL pin is shorted to the OUT pins before startup, the startup sequence is not initiated and the output voltage is not soft-started.

Overcurrent Protection (OCP)/HICCUP Mode

The MAXM17537 is provided with a robust overcurrent protection (OCP) scheme that protects the modules under overload and output short-circuit conditions. A cycle-bycycle peak current limit turns off the high-side MOSFET whenever the high-side switch current exceeds an internal limit of 5.7A (typ). The module enters hiccup mode of operation either if one occurrence of the runaway current limit 6.7A (typ) is reached, or if the FB node goes below 64.5% of its nominal regulation threshold after soft-start is complete. In hiccup mode, the module is protected by suspending switching for a hiccup timeout period of 32,768 switching cycles. Once the hiccup timeout period expires, soft-start is attempted again. Hiccup mode of operation ensures low power dissipation under output overload or short-circuit conditions. Note that when softstart is attempted under overload conditions, if feedback voltage does not exceed 64.5% of desired output voltage, the device switches at half the programmed switching frequency.

The MAXM17537 is designed to support a maximum load current of 3A. The inductor ripple current is calculated as follows:

$$\Delta I = \frac{V_{IN} - V_{OUT} - 0.111 \times I_{OUT}}{L \times f_{SW}} \times \left(\frac{V_{OUT} + 0.091 \times I_{OUT}}{V_{IN} - 0.02 \times I_{OUT}}\right)$$

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

where:

V_{OUT} = Steady-state output voltage

V_{IN} = Operating input voltage

f_{SW} = Switching frequency

L = Power module output inductance (10μ H ±20%)

IOUT = Required output load current

The following condition should be satisfied at the desired load current, I_{OUT} :

$$I_{OUT} + \frac{\Delta I}{2} < 5.0$$

RESET Output

The MAXM17537 includes a comparator to monitor the output voltage. The open-drain RESET output requires an external pullup resistor. RESET goes high (high impedance) 1024 switching cycles after the regulator output increases above 95.5% of the designed nominal regulated voltage. RESET goes low when the regulator output voltage drops to below 92.5% of the nominal regulated voltage. RESET also goes low during thermal shutdown.

Prebiased Output

When the MAXM17537 starts into a prebiased output, both the high-side and the low-side switches are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference.

Thermal-Shutdown Protection

Thermal shutdown protection limits total power dissipation in the MAXM17537. When the junction temperature of the device exceeds +165°C (typ), an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 10°C. Soft-start resets during thermal shutdown. Carefully evaluate the total power dissipation (see the <u>Power Dissipation</u> section) to avoid unwanted triggering of the thermal shutdown in normal operation.

Applications Information

Input-Capacitor Selection

The input-filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{OUT(MAX)} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

where, $I_{OUT(MAX)}$ is the maximum load current. I_{RMS} has a maximum value when the input voltage equals twice the output voltage ($V_{IN} = 2 \times V_{OUT}$), so $I_{RMS(MAX)} = I_{OUT(MAX)}/2$. Choose an input capacitor that exhibits less than a +10°C temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. The C_{IN} capacitor values in <u>Table 1</u> are the minimum recommended values for the associated operating conditions.

In applications where the source is located distant from the MAXM17537 input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

Output-Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The output capacitors are usually sized to support a step load of 50% of the maximum output current in the application, so the output-voltage deviation is contained to 3% of the output-voltage change. The minimum required output capacitance can be calculated as follows:

$$t_{\text{RESPONSE}} \cong \left(\frac{0.33}{f_{\text{C}}} + \frac{1}{f_{\text{SW}}}\right)$$
$$C_{\text{OUT}} = \frac{1}{2} \times \frac{I_{\text{STEP}} \times t_{\text{RESPONSE}}}{\Delta V_{\text{OUT}}}$$

where:

ISTEP = Load-current step,

tRESPONSE = Response time of the controller,

V_{OUT} = Allowable output-voltage deviation,

f_C = Target closed-loop crossover frequency,

 f_{SW} = Switching frequency. Select f_C to be 1/10th of f_{SW} if the switching frequency is less than or equal to 400kHz. Select f_C to be 40kHz if the switching frequency is more than 400kHz.

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Soft-Start Capacitor Selection

The MAXM17537 implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \ge 28 \times 10^{-6} \times C_{SEL} \times V_{OUT}$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} = \frac{C_{SS}}{5.55}$$

where t_{SS} is in ms and C_{SS} is in nF. For example, to program a 4ms soft-start time, a 22nF capacitor should be connected from the SS pin to SGND.

Setting the Input Undervoltage-Lockout Level

The MAXM17537 offers an adjustable input undervoltage lockout level. Set the voltage at which MAXM17537 turns on. Calculate R_{EN} as follows:

Table 1. Selection of Components

$$R_{EN} = \frac{3.32 \times 1.215}{\left(V_{INU} - 1.215\right)}$$

where R_{EN} is in $M\Omega$ and V_{INU} is the minimum voltage at which the MAXM17537 is required to turn on. Ensure that V_{INU} is higher than 0.8 x $V_{OUT}.$

Loop Compensation

The MAXM17537 is internally loop-compensated. Connect a 2.2pF capacitor from CF to FB for stable operation.

Typically, designs with a crossover frequency (f_C) of less than $f_{SW}/10$ and less than 40kHz offers good phase margin and transient response. For other choices of f_C , the design should be carefully evaluated according to user requirements.

Adjusting the Output Voltage

Set the output voltage with a resistive voltage-divider connected from the positive terminal of the output capacitor (V_{OUT}) to SGND (see <u>Figure 2</u>). Connect the center node of the divider to the FB pin. To choose the resistive voltage-divider values, calculate for resistor R_U, then R_B.

VIN VOUT CIN COUT RU RB fsw R_{RT} 15V to 60V 3 x 10µF, 1210, X7R, 50V 523kΩ 42.2kΩ 600kHz 12V 2 x 4.7µF, 1210, X7R, 100V 30.1kΩ 19V to 60V 15V 2 x 4.7µF, 1210, X7R, 100V 2 x 10µF, 1210, X7R, 50V 806kΩ 700kHz 25.5kΩ 51.1kΩ 2 x 4.7µF, 1210, X7R, 100V 33V to 60V 24V 2 x 10µF, 1210, X7R, 50V 1MΩ 39.2kΩ 1MHz 17.4kΩ



Figure 1. Setting the Input-Undervoltage Lockout



Figure 2. Setting the Output Voltage

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

First, calculate resistor R_{U} from the output to FB as follows:

$$R_{U} = \frac{451 \times 10^{3}}{f_{C} \times C_{OUT}}$$

where:

 R_U is in k Ω ,

 f_C = Desired crossover frequency in kHz,

 C_{OUT} = Derated value of the output capacitor in μ F.

Then, calculate resistor R_B from FB to SGND as follows:

$$\mathsf{R}_{\mathsf{B}} = \frac{\mathsf{R}_{\mathsf{U}} \times 0.9}{\left(\mathsf{V}_{\mathsf{OUT}} - 0.9\right)}$$

The two feedback resistors should also meet the equation below:

$$6000 < \frac{R_U \times R_B}{R_U + R_B} < 50,000$$

Power Dissipation

Ensure that the junction temperature of the MAXM17537 does not exceed +125°C under the operating conditions specified for the power supply. At a given operating condition, the power losses that lead to temperature rise of the module are estimated as follows:

$$P_{LOSS} = P_{OUT} \left(\frac{1}{\eta} - 1\right) - \frac{P_{OUT}^{2}}{1000 \times V_{OUT}} \times \left(1 + 0.0043 \times T_{A}\right) \times \left(\frac{101}{V_{OUT}} - \frac{35}{V_{IN}}\right)$$

where,

POUT = Total output power,

 η = Efficiency of the converter,

V_{OUT} = Output voltage,

V_{IN} = Input voltage,

 T_A = Operating temperature.

For the MAXM17537 evaluation kit (EV kit), the thermal performance metrics for the package is given as follows:

$$\theta_{JA} = 24^{\circ}C / W$$

The junction temperature of the MAXM17537 can be estimated at any given ambient temperature (T_A) from the following equation:

$$T_{J(MAX)} = T_A + (\theta_{JA} \times P_{LOSS})$$

PCB Layout Guidelines

Careful PCB layout is critical to achieving low switching losses and clean, stable operation.

Use the following guidelines for good PCB layout:

- All connections carrying pulsed currents must be very short and as wide as possible. The inductance of these connections must be kept to an absolute minimum due to the high di/dt of the currents. Because inductance of a current carrying loop is proportional to the area enclosed by the loop, make the loop area very small to reduce inductance. Additionally, small current-loop areas reduce radiated EMI.
- Place a ceramic input-filter capacitor close to the IN pins of the module. This eliminates as much traceinductance effects as possible and gives the module a cleaner voltage supply.
- PCB layout also affects the thermal performance of the design. For efficient heat dissipation, provide a number of thermal vias that connect to a large ground plane under the exposed pad of the module.
- For a sample layout that ensures first pass success, see the MAXM17537 EV kit PCB layout available at www.maximintegrated.com.

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Typical Application Circuits

Typical Application Circuit for 15V Output



Typical Application Circuit 24V Output



4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	
MAXM17537ALY#	-40°C to +125°C	29-PIN SiP	
MAXM17537ALY#T	-40°C to +125°C	29-PIN SiP	

#Denotes RoHS-compliance. *T* = Tape and reel.

4.5V to 60V, 3A High-Efficiency, DC-DC Step-Down SiP Power Module with Integrated Inductor

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	7/19	Initial release	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.