

# Battery management system solution



VFQFPN32 (5x5x1.00 mm)

#### **Features**

- 2 μA shipment DEEP SLEEP mode current and 5 μA standby consumption (with VREG LDO active) standby consumption (with VREG LDO active)
- Integrated 3.3 V VREG LDO for supplying MCU and LEDs
- Measures cell voltage (3 to 5 cells), with over/undervoltage detection and balance undervoltage protection
- \* 12-bit voltage measurement with maximum error of ±15 mV in the [1.5–4.5] V range, for -40  $^{\circ}C$  <  $T_J$  < 105  $^{\circ}C$
- Measures stack voltage, with over/under voltage detection and plausibility check vs. sum of cells
- Measures pack temperature via NTC, with over/undertemperature detection
- Ratiometric temperature measurement with  $\pm 0.8\%$  max. gain error in the [0.2– VREG] V range, for -40 °C < T<sub>J</sub> < 105 °C
- Measures battery current, with Coulomb counting, overcurrent (both directions) and short-circuit in discharge protection.
- 16-bit signed current measurement with 0.1% full scale error at room temperature
- I<sup>2</sup>C peripheral for device programming and data transfers over I<sup>2</sup>C bus
- Cell balancing supporting up to 70 mA per cell
- · Dual configurable HS/LS predriver for pack relay management
- Pack fuse management
- Embedded NVM for configuration parameters storage
- · High hotplug robustness

## Product status link

L9961

# SUSTAINABLE TECHNOLOGY

Product summary				
Order code	Package	Packing		
L9961		Tube		
L9961-TR	VFQFPN32	Tape and Reel		

## **Applications**

- · Cordless power tools
- Backup energy storage systems and UPS
- Light electric vehicles (e-bikes, scooters, etc)
- · Portable and semi-portable equipment
- · Medical equipment



## **Description**

L9961 is part of a complete battery pack monitoring, balancing, and protecting system for Li-Ion and Li-Polymer cells in 3, 4 or 5 series configurations. The L9961 uses a high precision ADC to provide cell voltage, stack voltage and temperature conversion via external NTC. Voltage monitoring functions are cyclically performed with a programmable loop time. Stack current is also monitored via a high accuracy CSA, continuously running and performing also Coulomb counting. Cell balancing is available and can be simultaneously activated on all cells. IC configuration and information exchange for SOC/SOH estimation are performed via I<sup>2</sup>C peripheral. The IC also integrates a dual pre-driver programmable in both HS/LS configurations for driving pack relays. L9961 also implements battery pack fuse protection to prevent fire and explosion hazards. A 3.3 V regulator with a high current capability is available for supplying pack controller and other external circuitry in both standby and normal operation modes. The IC protects the battery pack against over/under voltage conditions and monitors for over/under temperature. It also features protection against overcurrent (both directions) and short-circuit in discharge events. Safetyrelevant configurations can be stored in the internal NVM to avoid re-programming the device at each wakeup.

DS14012 - Rev 3 page 2/65



# 1 Pin description and block diagram

# 1.1 Device pinout

**Table 1. Device pinout** 

Pin#	Pin name	Pin function	Pin type	Internal PU/PD	Active
1	C0	Cell 1 negative terminal	Analog in		
2	ISENSEP	Current sense ADC positive input terminal	Analog in		
3	ISENSEM	Current sense ADC negative input terminal	Analog in		
4	GND	Device ground	Power in		
5	SCL	I <sup>2</sup> C clock line	Digital input		Low
6	SDA	I <sup>2</sup> C data line	Digital input/ open-drain		Low
7	RDY	Ready interrupt output	Push/pull		
8	VREG	3.3 V LDO output	Power out		
9	NTC	NTC sensing input	Analog in		
10	OD	Open-drain switch for NTC connection to GND	Open-drain		Low
11	FAULTN_SAFE	Critical fault output	Open-drain		Low
12	FAULTN	Fault output / external CHG/ DCHG shutdown trigger	Digital input/ open-drain		Low
13	TM_ENTER	Reserved for debug. Connect to GND.		PD	
14	WAKEUP	Wakeup from STANDBY input	Digital I/O	PD	High
15	NSHIP	Wakeup from SHIPMENT - DEEP SLEEP input	Analog in		High
16	FUSE	Fuse pre-driver output / external fuse activation trigger	Analog out/digital in	PD	High
17	DCHG	Discharge switch gate	Analog out		
18	VSD	Discharge switch source	Analog out		
19	VSC	Charge switch source	Analog out		
20	CHG	Charge switch gate	Analog out		
21	VCP1M	Charge pump flying capacitor input	Analog		
22	VCP1P	Charge pump flying capacitor input	Analog		
23	VCP2M	Charge pump flying capacitor input	Analog		
24	VCP2P	Charge pump flying capacitor input	Analog		
25	VCP	Charge pump output	Power out		

DS14012 - Rev 3 page 3/65




Pin#	Pin name	Pin function	Pin type	Internal PU/PD	Active
26	VB	Device battery input	Power in		
27	TM1	Reserved for debug. Connect to GND.			
28	C5	Cell 5 positive terminal	Analog in		
29	C4	Cell 4 positive terminal	Analog in		
30	C3	Cell 3 positive terminal	Analog in		
31	C2	Cell 2 positive terminal	Analog in		
32	C1	Cell 1 positive terminal	Analog in		

DS14012 - Rev 3 page 4/65



# 1.2 Block diagram

Figure 1. Block diagram



GADG230620220924SA

DS14012 - Rev 3 page 5/65



# 2 Product electrical and thermal ratings

# 2.1 Operating range (OR)

Within the operating range the part operates as specified and without parameter deviations. The device may not operate properly if maximum operating conditions are exceeded.

Once taken beyond the operative ratings and returned back within, the part will recover with no damage or degradation, unless the AMR are exceeded.

Additional supply voltage and temperature conditions are given separately at the beginning of each electrical specification table.

**Table 2. Operating ranges** 

Symbol	Parameter	Min.	Тур.	Max.	Unit
VB	Battery level	4.3		25	V
VCP	Charge pump tank output pin		VB+12 V		V
VCP1P, VCP2P, VCP1M, VCP2M	Charge pump flying capacitor pin	0		VCP	V
C1, C2, C3, C4	Cell terminal pins	0		VB	V
C5	Cell terminal pins	0		VB+0.6	V
C1, C2, C3, C4, C5	Cell terminal differential Voltage	1		4.7	V
VREG	3.3 V regulated voltage		3.3		V
NTC	Analog input pin	0		VREG	V
OD	Open drain pin	0		VREG	V
SDA, SCL	Digital input pins	0		VREG	V
FAULTN_SAFE, RDY, FAULTN	Digital output pin	0		VREG	V
WAKEUP	Analog input pin	0		VB	V
NSHIP	Analog input pin	0		VB	V
FUSE	Analog output pin	0		VB	V
VSD	Discharge MOS source	-1		VB+1	V
VSC	Charge MOS source	-1		VB+1	V
CHG	Charge MOS gate	VSC		Min(VCP; VSC + 12 V)	
DCHG	Discharge MOS gate	VSD		Min(VCP; VSD + 12 V)	
ISENSEP -   ISENSEM	CSA input differential mode range	-200		300	mV
( ISENSEPI +  ISENSEM ) /2	CSA input common mode range	-200		200	mV
GND	Device ground		0		V
TM1	Device ground		0		V
TM_ENTER	Device ground		0		V
C0	Cell terminal voltage	-0.15		0.15 V	٧

DS14012 - Rev 3 page 6/65



# 2.2 Absolute maximum ratings (AMR)

Maximum ratings are absolute ratings; exceeding any one of these values may cause permanent damage to the integrated circuit.

All voltages are related to the potential at substrate ground GND.

Table 3. Absolute maximum ratings

Symbol	Min.	Тур.	Max.	Unit
VB	-0.3		40	V
VCP	VB-0.3		VB+20	V
VCP1P	VB-0.3		VB+20	V
VCP2P	VCP1P-0.3		VB+20	V
VCP1M,VCP2M	Max(-0.3; VB-20 V)		VB+0.3	V
C1, C2, C3, C4, C5	-0.3		40	V
C(n)-C(n-1) for n=1 to 5	-0.3		40 (if VB=40 V)	V
VREG	-0.3		4.3	V
NTC	-0.3		VREG + 0.3	V
OD	-0.3		VREG + 0.3	V
SDA, SCL	-0.3		VREG + 0.3	V
FAULTN_SAFE, RDY, FAULTN	-0.3		VREG + 0.3	V
WAKEUP	-0.3		40	V
NSHIP	-0.3		40	V
FUSE	-0.3		40	V
VSC, VSD	-2		40	V
CHG	VSC		Min(VCP; VSC + 20 V)	V
DCHG	VSD		Min (VCP; VSD + 20 V)	V
ISENSEP, ISENSEM	-2		VREG + 0.3	V
GND		0		V
C0	-0.3		6	V
TM_ENTER	-0.3		6	V
TM1	-0.3		40	V

# 2.3 ESD ratings

Table 4 lists the device ESD ratings.

**Table 4. ESD protection** 

Item	Parameter	Condition	Min.	Max.	Unit
All pins	НВМ	Tested per AEC-Q100-002	-2	2	kV
All pins	CDM	Tested per AEC-Q100-011	-500	500	V
All pins	Latch-up	Tested per AEC-Q100-004, Class-2, Level-A	-100	100	mA

DS14012 - Rev 3 page 7/65



# 2.4 Thermal ratings

Table 5 lists the device thermal ratings.

Table 5. Thermal ratings

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T <sub>A</sub>	Operating and testing temperature		-40		85	°C
TJ	Operating junction temperature range		-40		120	°C
T <sub>stg</sub>	Storage temperature range		-55		150	°C
R <sub>thJA</sub> The	Thermal resistance, junction-to-ambient	According to JEDEC standard on 2s2p PCB		38		°C/W
		ON L9961 EVAL Board		TBD		°C/W

DS14012 - Rev 3 page 8/65



# 3 Functional description

#### 3.1 Device funcional states

L9961 can operate in 3 different states when battery is applied: SHIPMENT - DEEP SLEEP, STANDBY or NORMAL.

Battery pack Battery pack connected SHIPMENT VREG STBY UV Trigger from NSHIP GO2SHIP command or  $V_{NSHIP} > V_{NSHIP\_TH}$ for t > T<sub>NSHIP\\_FIL</sub> NVM Trimming & **STANDBY** GO2STBY Calibration corruption command or Trigger from WAKEUP VREG\_NORM\_U\ NSHIP=V<sub>B</sub> GO2SHIP command VWAKEUP > VWAKEUP TH event for t > T<sub>WAKEUP\_FIL</sub> NORMAL GADG220620221208SA

Figure 2. Device FSM

#### 3.1.1 Shipment - DEEP SLEEP

The SHIPMENT - DEEP SLEEP state is recommended for pack shipping and storage purposes. When in this state, L9961 current consumption from VB pin is reduced to just  $I_{VB\_SHIP}$ , allowing long periods of inactivity to reduce battery pack discharge.

When the battery pack is first applied (L9961 receives VB supply for the first time), the device transitions to either shipment - DEEP SLEEP state or NORMAL state depending on NSHIP pin. If NSHIP is biased to VB pin, the device starts in NORMAL State, otherwise the device begins in SHIPMENT - DEEP SLEEP state.

The device can enter SHIPMENT - DEEP SLEEP from NORMAL state upon receiving a GO2SHIP command through  $I^2C$  communications (GO2SHIP command is asserted by setting the GO2SHIP bit to '10' in the register 0x21) or if VREG voltage drops below the minimum level ( $V_{VREG\ STBY\ UV}$ ) required to supply the device.

To avoid inadvertent reactivation, the NSHIP pin shall be set low before sending the GO2SHIP command, and it shall be kept low during the transition to SHIPMENT - DEEP SLEEP.

Sending a GO2SHIP command while NSHIP is high will cause the device to move to STANDBY state.

#### 3.1.2 STANDBY

The STANDBY state is recommended to manage short periods of inactivity, where wakeup from MCU is needed. While in STANDBY, L9961 current consumption from VB pin is reduced to  $I_{VB\ STBY}$ .

The device is powered but no system functions are available, except WAKEUP sensing and VREG regulator which operates with reduced performance charateristics While VREG is operational, the FAULTN\_SAFE pin is released allowing the MCU to operate in lower power mode.

STANDBY state can be reached from NORMAL state, upon receiving a GO2STBY command through  $I^2C$  communications (GO2STBY command is asserted by setting the GO2STBY bit to '10' in the register 0x22) or if VREG drops below the minimum level ( $V_{VREG\_NORM\_UV}$ ) required for L9961 to correctly perform its normal features.

DS14012 - Rev 3 page 9/65



Once L9961 acknowledges the GO2STBY command, it moves to STANDBY state after T<sub>GO2STBY</sub>. To allow a smooth transition, MCU must move to a low power state (where its average current consumption is less than I<sub>VREG STBY</sub>) within T<sub>MCU2STBY</sub> after sending GO2STBY command to L9961.

To avoid inadvertent reactivation, the WAKEUP pin shall be set low before sending the GO2STBY command, and it shall be kept low during the transition to STANDBY.




Figure 3. Timing diagram: transition from NORMAL to STANDBY upon GO2STBY command

#### **NORMAL** 3.1.3

The NORMAL state is recommended when the system is working. All IC functions are active, including voltage/ temperature/current monitoring and protection. Pack relay management and I<sup>2</sup>C peripheral are also available. L9961 current consumption from VB pin while in NORMAL state varies over time, due to the execution of periodical tasks, balancing activation/deactivation, pre-driver turn on/off events.

NORMAL state can be reached:

- from STANDBY state, if WAKEUP pin is higher than V<sub>WAKEUP TH</sub> for at least T<sub>WAKEUP STBY</sub>. Refer to Figure 4
  - The wakeup source can be either an external stimulus (pushbutton or other) or the system MCU asserting the WAKEUP pin via GPIO (refer to Figure 1)
  - Transition from STANDBY to NORMAL must be properly handled, as VREG regulator needs to switch from reduced performance to full power within a defined time window. Such an operation requires  $T_{\mbox{\scriptsize STBY2NORMAL}}$  from the receival of the WAKEUP condition to be accomplished
  - During T<sub>STBY2NORMAL</sub>, VREG can sustain a load current up to IWAKEMAX for a maximum T<sub>WAKEMAX</sub> time interval, within which the MCU must wakeup L9961
  - After T<sub>STBY2NORMAL</sub>, the VREG regulator has reached its NORMAL state specification. After T<sub>I2C READY</sub> a RDY pulse is generated to mark the transition to NORMAL. This allows the MCU to fully operate in its normal state, respond to watchdog, serve interrupts, and so on. L9961 is capable of decoding I<sup>2</sup>C commands and receive new configurations
  - It takes T<sub>CP STARTUP</sub> from the receival of WAKEUP condition for the charge pump to be ready. After T<sub>CP</sub> STARTUP. L9961 will run monitoring/diagnostic tasks and manage the pre-driver stage
  - Once L9961 is in NORMAL the MCU is expected to set the WAKEUP pin low to reduce current consumption.

DS14012 - Rev 3 page 10/65



- From SHIPMENT DEEP SLEEP state, if NSHIP pin is higher than V<sub>NSHIP</sub> TH for at least T<sub>WAKEUP NSHIP</sub>.
  - After T<sub>SHIP2NORMAL</sub>, the VREG regulator has reached its NORMAL state specification. After T<sub>I2C\_READY</sub> an RDY pulse is generated to mark the transition to NORMAL. This allows the MCU to fully operate in its normal state, respond to watchdog, serve interrupts, and so on. L9961 is capable of decoding I<sup>2</sup>C commands and receives new configurations
  - MCU should still wait for T<sub>CP</sub> STARTUP when out of reset, before trying to operate the pre-driver stage

Upon receival of wakeup condition, transitions to other states are masked until NORMAL state has been fully reached. Once the device enters NORMAL state, the logic starts a  $T_{VREG\_UV\_BLK}$  blanking time on the VREG UV comparator in order to prevent erroneously flagging UV conditions that would bring L9961 back to STANDBY state.




Figure 4. Timing diagram: transition from STANDBY to NORMAL upon WAKEUP detection

GADG230620221116SA

## 3.1.4 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 6. L9961 operating states electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>VB_SHIP</sub>	Consumption from VB pin when in SHIPMENT - DEEP SLEEP	-30 °C< T <sub>AMB</sub> =T <sub>J</sub> <60 °C			2	μA
I <sub>VB</sub> _STBY	Consumption from VB pin when in STANDBY	-30 °C< T <sub>AMB</sub> =T <sub>J</sub> <60°C No load on VREG			5	μА
I <sub>VB_NORM</sub>	Consumption from VB pin when in NORMAL	NORMAL state, CHG/DHCG OFF, no load on VREG, no communication, Balancing OFF, NRES and FAULTN released, CSA disabled.		155	190	μА
IVB_NORM_DELTA_CSA	Additional current consumption from VB when current ADC is converting	CSA_EN = 1 CC_ACC_EN = 1 OVC_EN = 1 SC_EN = 1		90	125	μА

DS14012 - Rev 3 page 11/65



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>VB_NORM_DELTA_CONV</sub>	Additional current consumption from VB when Voltage ADC is continuously converting			135	190	μA
dc <sub>ADC_CONV</sub>	Percentage time for which lvb_NORM_DELTA_CONV is active <sup>(1)</sup>		3		80	%
I <sub>VB_NORM_DELTA_BAL</sub>	Additional current consumption from VB pin due to 1 Balance ON	Normal condition, additional contribution for 1 Balance ON		8	12	μA
VB_NORM_DELTA_FET_HS (2)	Additional current consumption from VB pin due to 1 Ext FET HS ON	Normal condition, additional contribution for 1 Ext FET ON.  HS configuration No ext R mounted		9	20	μА
IVB_NORM_DELTA_FET_LS	Additional current consumption from VB pin due to 1 Ext FET LS ON	Normal condition, additional contribution for 1 Ext FET ON. LS configuration No ext R mounted		15	20	μA
	Current consumption from VB pin when voltage ADC is converting	Application info				
I <sub>VB DELTA</sub>	Current ADC is converting			350	420	μA
_	Ext. FETs enabled					
	T <sub>MEAS_CYCLE</sub> = 10 ms					
V <sub>VB_TRAN_NORM</sub>	Max allowed transient slope on VB pin	Application info			1	V/µs

The current consumption linked to voltage conversion can be calculated as (I<sub>VB\_NORM\_DELTA\_CONV</sub> \* Duty\_cycle\_voltage\_conversion)/100

## 3.2 Wakeup sources (NSHIP/WAKEUP)

L9961 can be woken up via two dedicated pins:

- NSHIP can be used as wakeup from SHIPMENT DEEP SLEEP
- WAKEUP can be used as wakeup from STANDBY.

#### 3.2.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 7. VREG electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>WAKEUP_TH</sub>	WAKEUP wakeup threshold		0.8		1.8	V
V <sub>NSHIP_TH</sub>	NSHIP wakeup threshold		1		3	V
T <sub>WAKEUP_FIL</sub>	WAKEUP filter time				40	μs
T <sub>NSHIP_FIL</sub>	NSHIP filter time				20	μs
R <sub>WAKEUP_PD</sub>	WAKEUP pulldown resistor		60	100	150	kΩ

DS14012 - Rev 3 page 12/65

In HS case an additional current contribution must be added to include the effect of charge pump switching activity at increased frequency. This contribution is impacted by the ext parasistic capacitances between each CP pin and GND in the range of 3 μA/pF.



Symbol	Symbol Parameter Test conditions		Min.	Тур.	Max.	Unit
T <sub>MCU2STBY</sub>	Maximum delay from sending GO2STBY command to MCU in low power mode	Application info			1	ms
T <sub>GO2STBY</sub>	Maximum delay from receival of GO2STBY command to L9961 in STANDBY state	Application info	2		4	ms
T <sub>GO2SHIP</sub>	Time delay for L9961 from received GO2SHIP command from MCU to enter SHIPMENT - DEEP SLEEP state	Application info	0		10	ms
I <sub>WAKEMAX</sub>	VREG current capability in STANDBY to NORMAL state transition, during T <sub>WAKEMAX</sub> interval  Application info				15	mA
T <sub>WAKEMAX</sub>	MCU time in NORMAL mode to send a WAKEUP command to L9961	Application info			1	ms
T <sub>STBY2NORMAL</sub>	Time to complete STANDBY to NORMAL transition	From WAKEUP assertion to VREG_UV release			1	ms
T <sub>SHIP2NORMAL</sub>	Time to complete SHIPMENT - DEEP SLEEP to From NSHIP assertion to VREG				5	ms
T <sub>I2C_READY</sub>	I <sup>2</sup> C settling time	From WAKEUP/NSHIP assertion to I <sup>2</sup> C ready			15	ms
T <sub>CP_STARTUP</sub>	T <sub>CP_STARTUP</sub> Charge pump startup time  From VREG_UV release (T <sub>VREG_UV_BLK</sub> expired) to VCP in range				8	ms

### 3.3 VREG LDO

L9961 provides a system regulator capable of providing power to the system MCU and other peripheral devices or circuits. Performances of the regulator vary according to L9961 state:

- In STANDBY State, the regulated voltage is V<sub>VREG\_STBY</sub> and average current capability is
  limited to I<sub>VREG\_STBY</sub>. Line/load regulation performances are reduced to V<sub>VREG\_LIN\_REG\_STBY</sub> and
  V<sub>VREG\_LOAD\_REG\_STBY</sub> respectively. VREG current limit is still active with a I<sub>VREG\_CURR\_LIM\_STBY</sub> threshold
- In NORMAL State, the regulated voltage is V<sub>VREG\_NORM</sub>, with a I<sub>VREG\_NORM</sub> average current capability.
   Line/load regulation performances are defined by V<sub>VREG\_LIN\_REG\_NORM</sub> and V<sub>VREG\_LOAD\_REG\_NORM</sub> respectively.
   VREG current limit is active with a I<sub>VREG\_CURR\_LIM</sub> threshold.

#### 3.3.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

**Table 8. VREG electrical parameters** 

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
VVDEC NORM	Regulated voltage	NORMAL state	3.23	3.3	3.37	V		
	V <sub>VREG_NORM</sub>	Tregulated voltage	10 μA <lload<30 ma<="" td=""><td>3.23</td><td>3.3</td><td>3.37</td><td>\ \</td><td></td></lload<30>	3.23	3.3	3.37	\ \	
	Current load range	NORMAL state	0.01		35	mA		
	IVREG_NORM	Current load range	Design info	0.01		33	IIIA	
	lunco ounn uu	Current limitation	NORMAL state	40			mA	
	IVREG_CURR_LIM		VREG=2.7 V	40			IIIA	
	IVREG_CURR_LIM_STBY	Current limitation	STANDBY state	15		85	mA	
			VREG=2.6 V	15		00	IIIA	

DS14012 - Rev 3 page 13/65



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		NORMAL state				
VVREG_LIN_REG_NORM	Line regulation	VB from 4.3V to 22 V in 100 μs	-150		+150	mV
VINES_LIN_INES_INSIN		lload=100 μA, 30 mA guaranteed by design				
		NORMAL state				
Vvreg_load_reg_norm	Load regulation	lload from 0 µA to 15 mA (and viceversa), with ideal step transition	-160		+160	mV
V	Describted veltage	STANDBY state	2.0		2.0	.,
V <sub>VREG_STBY</sub>	Regulated voltage	-30 °C< T <sub>AMB</sub> =T <sub>J</sub> <60 °C	2.8		3.6	V
		STANDBY state				
I <sub>VREG_STBY</sub>	Output current	-30 °C< T <sub>AMB</sub> =T <sub>J</sub> <60 °C	1		300	μΑ
		Application info	2.8			
		STANDBY state				
V <sub>VREG_LIN_REG_STBY</sub>	Line reg stby	VB from 4.3V to 22 V in 100 μs	-250		+250	mV
		lload=0, 50 μA guaranteed by design				
V	Load regulation in	STANDBY state	400	-400		mV
Vvreg_load_reg_stby	STANDBY	lload= step 0-50 μA in 100 μs	-400			mv
		STANDBY state				
Vvreg_load_reg_stby_ovl	Overload regulation in	lload= step 0-l <sub>WAKEMAX</sub> , pulse lasting	27			V
*VREG_LOAD_REG_STBT_OVE	STANDBY	TWAKEMAX	2.7			•
		-30 °C< T <sub>AMB</sub> =T <sub>J</sub> <60 °C				
Vvreg_norm_uv	VREG Undervoltage threshold in NORMAL state		2.6	2.7	2.9	V
T <sub>VREG_UV_FIL</sub>	VREG UV filter time in NORMAL state			20		μs
T <sub>VREG_UV_BLK</sub>	VREG UV blanking time upon transition to NORMAL state		8			ms
Vvreg_stby_uv	VREG Undervoltage threshold in STANDBY state	STANDBY state	2.1	2.5	2.8	V
C <sub>REG</sub>	External LDO capacitance	Application info, required for stability	-20%	4.7	+20%	μF
		I .	_			

### 3.4 Voltage conversion routine

While in NORMAL state, L9961 cyclically executes the voltage conversion routine as shown in Figure 6. Task execution time is  $T_{ADCV\_CONV}$ , which is the sum of the individual step duration:

- N<sub>CELL</sub> represents the number of enabled cells. The T<sub>CELL\_FILTER</sub> filter time is applied to each cell conversion. At least 3 cells must be converted
- The T<sub>CELL</sub> FILTER filter time is also applied to VB pin conversion (if enabled)
- The T<sub>TEMP</sub> FILTER filter time is applied to NTC conversion (if enabled)
- The T<sub>TEMP\_FILTER</sub> filter time is applied to Die Temperature conversion, which is always performed
- The task is scheduled to run every T<sub>MEAS\_CYCLE</sub> (programmable in TCYCLE field). Changing configuration
  parameters while a conversion is ongoing may result in inadvertent faults and reactions. MCU is supposed
  to disable the voltage conversion routine programming T<sub>MEAS\_CYCLE</sub> = 0x0 before applying a new
  configuration set.

DS14012 - Rev 3 page 14/65



Figure 5. Voltage conversion routine steps




GADG220620221212SA

Table 9. Voltage conversion routine execution parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T <sub>MEAS_CYCLE</sub>	Programmable voltage conversion routine execution period (5 bit)  TMEASCYCLE = 10ms*CODE	-	10	-	310	ms

Task execution period  $T_{MEAS\_CYCLE}$ , must always be greater than the task duration. In case the task execution period is programmed shorter than the task duration, this will result in the task being executed with random periodicity.

Figure 6. Correct management of the task execution periodicity



GADG220620221219SA

#### 3.4.1 Cell voltage monitor (Cx)

During cells voltage monitoring step, the voltage conversion routine measures differential voltages at Cx pins and stores results in VCELL<x> registers. The digital sum of cells is stored in the VCELL\_SUM\_MEAS register.

A cell is converted only if its corresponding VCELL<x>\_EN bit is enabled. By default, all cells are disabled. At least 3 cells must be enabled in order to guarantee proper operation.

If less than 5 cells are used:

Mount the cells starting from the bottom-most (C0-C1)

Measurements are compared to programmable thresholds to detect the failures listed in Table 12.

DS14012 - Rev 3 page 15/65



Table 10. Cell voltage monitor diagnostics

Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable
	If a cell voltage falls below VCELL_UV_TH, the corresponding UV counter is incremented by 1	The CELL <x>_UV flag is set</x>	If a cell voltage raises above VCELL_UV_TH, the corresponding UV counter is decremented by 1.	The discharge FET is restored to the status defined by the DCHG_ON bit	VCELL <x>_EN masks measurement execution. The UV flag of a disabled cell can always be cleared</x>
Cell UV	If the UV counter reaches VCELL_UV_CNT_TH,	The discharge FET is turned OFF	If the UV counter reaches zero, the cell	FAULTN line is released	CELL_UV_PRDRV_MS K masks reaction on DCHG pin
	it saturates and the cell UV fault is acknowledged.	FAULTN line is asserted	UV flag can be cleared by MCU	FAULTN line is released	CELL_UV_FAULTN_MS K masks reaction on FAULTN pin
		The CELL <x>_SEVERE_UV flag is set</x>	If a cell voltage raises	The discharge FET is restored to the status defined by the DCHG_ON bit	VCELL <x>_EN masks measurement execution. The severe UV flag of a disabled cell can always be cleared</x>
Cell severe UV		The discharge FET is turned OFF	above VCELL_SEVERE_UV_T H, the cell severe UV flag can be cleared by MCU	FUSE pre-driver is disabled	CELL_SEVERE_UV_P RDRV_MSK masks reaction on DCHG pin
		FUSE pre-driver is enabled			CELL_SEVERE_UV_F USE_MSK masks reaction on FUSE pin
		FAULTN line is asserted		FAULTN line is released	CELL_SEVERE_UV_FA ULTN_MSK masks reaction on FAULTN pin
	If a cell voltage raises above VCELL_OV_TH, the corresponding OV counter is incremented by 1	The CELL <x>_OV flag is set</x>	If a cell voltage falls below VCELL_OV_TH, the corresponding OV counter is decremented by 1.	The charge FET is restored to the status defined by the CHG_ON bit	VCELL <x>_EN masks measurement execution. The OV flag of a disabled cell can always be cleared</x>
		The charge FET is turned OFF			CELL_OV_PRDRV_MS K masks reaction on CHG pin
Cell OV	If the OV counter reaches VCELL_OV_CNT_TH, it saturates and the cell OV fault is acknowledged.	counter reaches VCELL_OV_CNT_TH, it saturates and the cell OV fault is  a pulse on FAULTN_SAFE pin was not already generated after a previous not  If the OV counter reaches zero, the cell OV flag can be cleared by MCU	reaches zero, the cell OV flag can be cleared	FAULTN line is released	CELL_OV_RST_MSK masks reaction FAULTN_SAFE pin
		FAULTN line is asserted			CELL_OV_FAULTN_MS K masks reaction on FAULTN pin
Cell severe OV	ere VCELL_SEVERE_OV_	The CELL <x>_SEVERE_OV flag is set</x>	If a cell voltage falls below VCELL_SEVERE_OV_ TH, the cell severe OV	The charge FET is restored to the status defined by the CHG_ON bit	VCELL <x>_EN masks measurement execution. The severe OV flag of a disabled cell can always be cleared</x>
	is acknowledged	The charge FET is turned OFF	flag can be cleared by MCU	FUSE pre-driver is disabled	CELL_SEVERE_OV_P RDRV_MSK masks reaction on CHG pin

DS14012 - Rev 3 page 16/65



Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable	
	FUSE pre-driver is enabled				CELL_SEVERE_OV_F USE_MSK masks reaction on FUSE pin	
Cell severe OV	ere VCELL_SEVERE_OV_	above VCELL_SEVERE_OV TH, the severe OV fault  a pulse on FAULTN_SAFE pin was not already generated TH, the cell severe OF flag can be cleared by		below VCELL_SEVERE_OV_ TH, the cell severe OV flag can be cleared by	FAULTN line is released	CELL_SEVERE_OV_R ST_MSK masks reaction FAULTN_SAFE pin
		FAULTN line is asserted			CELL_SEVERE_OV_FA ULTN_MSK masks reaction on FAULTN pin	
Cell	If a cell voltage falls below VCELL_BAL_UV_TH, the corresponding Bal UV counter is incremented by 1	The BAL <x>_UV flag is set</x>	If a cell voltage raises above VCELL_BAL_UV_TH, the corresponding Bal UV counter is decremented by 1.	The Balancing FET is restored to the status defined by the corresponding BAL <x>_ON bit</x>	VCELL <x>_EN masks measurement execution. The Bal UV flag of a disabled cell can always be cleared</x>	
balance UV	If the Bal UV counter reaches	Any ongoing balancing is stopped on the affected cell, regardless of BAL <x>_ON bit</x>	If the Bal UV counter reaches zero, the Bal	FAULTN line is released	BAL_UV_BAL_MSK masks reaction on balancing	
	UV fault is acknowledged		UV flag can be cleared by MCU		BAL_UV_FAULTN_MSK masks reaction on FAULTN pin	

# 3.4.1.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2;  $T_J$  according to the operating range of Table 5.

Table 11. Cell voltage monitor electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CELL_RANGE</sub>	Cell voltage input measurement range	Design info	1		4.7	V
V <sub>CELL_RES</sub>	Cell voltage measurement resolution	Design info, effective range [0-5]V		1.22 (5 V/2 <sup>12</sup> )		mV
N <sub>BIT</sub>	ADC bit number	Design info		12		bit
I <sub>CELL_LEAK</sub>	Cx leakage current	ADC not converting			500	nA
V <sub>CELLERR1</sub>	ADC total conversion error range 1	1 V ≤ V <sub>CELL</sub> < 1.5 V -40 °C< T <sub>J</sub> <120 °C	-25		25	mV
V <sub>CELLERR2</sub>	ADC total conversion error range 2	1.5 V ≤ V <sub>CELL</sub> ≤ 4.5 V -40 °C< T <sub>J</sub> <105 °C	-15		15	mV
V <sub>CELLERR3</sub>	ADC total conversion error range 3	4.5 V ≤ V <sub>CELL</sub> ≤ 4.7 V -40 °C< T <sub>J</sub> <120°C	-25		25	mV
V <sub>CELLERR4</sub>	ADC total conversion error range 4	1.5 V ≤ VCELL ≤ 4.5 V	-25		25	mV

DS14012 - Rev 3 page 17/65



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		105 °C < T <sub>J</sub> < 120 °C				
V <sub>CELL_NOISE</sub>	Cell conversion noise			1		LSB rms
T <sub>CELL_FILTER1</sub>	Cell and VB acquisition filter time			0.8		ms
T <sub>CELL_FILTER2</sub>	Cell and VB acquisition filter time			1.31		ms
T <sub>CELL_FILTER3</sub>	Cell and VB acquisition filter time			4.38		ms
T <sub>CELL_FILTER4</sub>	Cell and VB acquisition filter time			16.67		ms
V <sub>CELL_OV_TH</sub>	Programmable cell OV fault threshold (8 bit) $V_{CELL_{OV}} = 16V_{CELL\_RES} *CODE$		0		5	V
N <sub>CELL_OV_CNT_TH</sub>	Programmable cell OV event counter threshold (4 bit)		1		15	events
VCELL_SEVERE_OV _DELTA_TH	Programmable cell severe OV threshold (positive delta in respect to cell OV threshold, 8 bit) $V_{CELLSEVERE} = V_{CELLOV} + 16V_{CELL} = V_{CELLOV} + 16V_{CELL} = V_{CELL} = $		0		5	V
V <sub>CELL_UV_TH</sub>	Programmable cell UV fault threshold (8 bit) $V_{CELL}_{UV} = 16V_{CELL}_{RES} *CODE$		0		5	V
N <sub>CELL_UV_CNT_TH</sub>	Programmable cell UV event counter threshold (4 bit)		1		15	events
Vcell_severe_uv _delta_th	Programmable cell severe OV threshold (negative delta in respect to cell UV threshold, 8 bit) $V_{CELLSEVERE} = V_{CELL} = V_{CELL} - 16V_{CELL} - $		0		5	V
VCELL_BAL_UV_DE LTA_TH	Programmable balancing UV threshold (positive delta in respect to cell UV threshold, 8 bit) $V_{CELLBAL} = V_{CELL} V_{TH} + 16 V_{CELL} RES^* CODE$ In case of overflow, the $V_{CELLSEVERE} V_{TH}$ is saturated to the max. specified value		0		5	V
N <sub>CELL_BAL_UV_CN</sub>	Programmable balance UV event counter threshold (4 bit)		1		15	events

DS14012 - Rev 3 page 18/65



### 3.4.2 Battery stack monitor (VB)

The battery stack monitor, (VB), of the voltage conversion routine monitors the battery stack voltage measuring the VB pin through an internal divider.

This function is enabled by programming the corresponding VB\_EN I<sup>2</sup>C bit: if disabled, this step is skipped. To limit power consumption, the internal voltage divider is connected to VB pin at the beginning of the Section 3.4 Voltage conversion routine and it is disconnected right after the VB measurement step is completed. Stack voltage measurements are stored in the VB\_MEAS register and compared to programmable thresholds in order to detect the failures listed in Table 12.

Table 12. Battery stack monitor diagnostics

Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable
	If VB voltage falls below VB_UV_TH, the corresponding UV counter is incremented by 1	The VB_UV flag is set	If VB voltage raises above VB_UV_TH, the corresponding UV counter is decremented by 1.	The discharge FET is restored to the status defined by the DCHG_ON bit	VB_EN masks measurement execution. When disabled, the VB_UV flag can always be cleared upon read
VB UV	If the UV counter reaches VB_UV_CNT_TH, it	The discharge FET is turned OFF	If the UV counter reaches zero, the	FAULTN line is	VB_UV_PRDRV_MS K masks reaction on DCHG pin
	saturates and the VB UV fault is acknowledged	FAULTN line is asserted	VB_UV flag can be cleared by MCU	released	VB_UV_FAULTN_MS K masks reaction on FAULTN pin
	If VB voltage raises above VB_OV_TH, the corresponding OV counter is incremented by 1	The VB_OV flag is set	If VB voltage falls below VB_OV_TH, the corresponding OV counter is decremented by 1.	The charge FET is restored to the status defined by the corresponding I <sup>2</sup> C bit	VB_EN masks measurement execution. When disabled, the VB_OV flag can always be cleared upon read
VB OV	If the OV	The charge FET is turned OFF			VB_OV_PRDRV_MS K masks reaction on CHG pin
	counter reaches VB_OV_CNT_TH, it saturates and the VB OV fault is	FAULTN_SAFE is pulled low for TFAULTN_SAFE_LOW	If the OV counter reaches zero, the VB OV flag can be cleared by MCU	FAULTN line is released	VB_OV_RST_MSK masks reaction FAULTN_SAFE pin
	acknowledged	FAULTN line is asserted	,		VB_OV_FAULTN_MS K masks reaction on FAULTN pin
VB vs. sum of cells	If the absolute value of the difference between VB_MEAS and VCELL_SUM is		If the absolute value of the difference between VB_MEAS and VCELL_SUM falls below the	The charge FET is restored to the status defined by the CHG_ON bit	VB_EN masks measurement execution. When disabled, the VB_SUM_CHECK_F AIL flag can always be cleared upon read
plausibility fail	greater than VB_VSUM_MAX_DIF F_TH, the plausibility check fail is acknowledged	Both charge and Discharge FETs are turned OFF	VB_VSUM_MAX_DIF F_TH, the VB_SUM_CHECK_F AlL flag can be	The discharge FET is restored to the status defined by the DCHG_ON bit	VB_SUM_CHEC_PR DRV_MSK masks reaction on CHG/ DCHG pins
	asia mougou	Balancing is interrupted on all cells	cleared by MCU	FUSE pre-driver is disabled	VB_SUM_CHEC_FU SE_MSK masks reaction on FUSE pin

DS14012 - Rev 3 page 19/65



Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable
VB vs. sum of cells plausibility fail	If the absolute value of the difference between VB_MEAS and VCELL_SUM is greater than	FUSE pre-driver is enabled	If the absolute value of the difference between VB_MEAS and VCELL_SUM falls below the VB_VSUM_MAX_DIF	Balancing FETs are restored to the status defined by the corresponding BAL <x>_ON bit</x>	VB_SUM_CHEC_BA L_MSK masks reaction on balancing
places of the	VB_VSUM_MAX_DIF F_TH, the plausibility check fail is acknowledged	FAULTN line is asserted	F_TH, the VB_SUM_CHECK_F AIL flag can be cleared by MCU	FAULTN line is released	VB_SUM_CHECK_F AULTN_MSK masks reaction on FAULTN pin

### 3.4.2.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2;  $T_J$  according to the operating range of Table 5.

Table 13. Battery stack monitor external parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>B_RANGE</sub>	VB voltage input measurement range	Design info	4.3		25	V
$V_{B\_RES}$	VB voltage measurement resolution	Design info		6.1 (25 V/2 <sup>12</sup> )		mV
N <sub>BIT</sub>	ADC bit number	Design info		12		bit
V <sub>BERR_1</sub>	VB voltage measurement total	4.3 V <vb<7.5 v<br="">-40 °C&lt; T<sub>J</sub>&lt;105 °C</vb<7.5>	-150		150	mV
V <sub>BERR_2</sub>	VB voltage measurement total	7.5 V <vb<22.5 v<br="">-40 °C&lt; T<sub>J</sub>&lt;105 °C</vb<22.5>	-100		100	mV
V <sub>BERR_3</sub>	VB voltage measurement total	22.5 V <vb<25 v<br="">-40 °C&lt; T<sub>J</sub>&lt;105 °C</vb<25>	-150		150	mV
V <sub>В_ОV_ТН</sub>	Programmable VB OV fault threshold (8 bit) $V_{BOVTH} = 16V_{B\_RES}*CODE$	Tested by SCAN	0		25	V
N <sub>VB</sub> _ov_cnt_th	Programmable VB OV event counter threshold (4 bit)	Tested by SCAN	1		15	events
V <sub>В_UV_ТН</sub>	Programmable VB UV fault threshold (8 bit) $V_{BUVTH} = 16V_{B\_RES} * CODE$	Tested by SCAN	0		25	V
N <sub>VB_UV_CNT_TH</sub>	Programmable VB UV event counter threshold (4 bit)	Tested by SCAN	1		15	events
V <sub>B_SUM_MAX_DIFF_TH</sub>	Programmable plausibility check threshold between VB and sum of cells (8 bit)	Tested by SCAN	0		25	V

## 3.4.3 Cell temperature monitor (NTC)

The NTC cell temperature monitoring voltage conversion routine monitors pack temperature by sensing the NTC pin. This function is enabled by programming the NTC\_EN bit: if disabled, no conversion occurs.

DS14012 - Rev 3 page 20/65



When NTC\_EN = 1, the OD open-drain is switched ON at the beginning of the voltage conversion routine, prior to the cells step execution. This allows voltage on the NTC pin to settle before NTC acquisition is performed. Once the NTC is completed, the OD open-drain switch is released, reducing overall current consumption from VREG. NTC measurements are stored in the NTC\_MEAS register and are compared to programmable thresholds in order to detect the failures listed in Table 14.

Table 14. NTC temperature monitor diagnostics

Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable
	If NTC voltage falls below NTC_OT_TH, the corresponding OT counter is incremented by 1	The NTC_OT flag is set	If NTC voltage raises above NTC_OT_TH, the corresponding OT counter is decremented by 1.	The charge FET is restored to the status defined by the CHG_ON bit	NTC_EN masks measurement execution. The OT flag of a disabled NTC can always be cleared
NTC OT	If the OT counter reaches NTC_OT_CNT_TH, the NTC OT fault is acknowledged	The charge FET is turned OFF	If the OT counter reaches zero, the NTC OT flag can be cleared	FAULTN line is released	NTC_OT_PRDRV_MS K masks reaction on CHG pin
		FAULTN line is asserted	by MCŬ		NTC_OT_FAULTN_MS K masks reaction on FAULTN pin
	If a NTC voltage falls below NTC_SEVERE_OT_TH , the severe OT fault is acknowledged	The NTC_SEVERE_OT flag is set	If NTC voltage raises above NTC_SEVERE_OT_TH , the severe OT flag can be cleared by MCU	The charge FET is restored to the status defined by the CHG_ON bit	NTC_EN masks measurement execution. When disabled, the severe OT flag can always be cleared
		Both charge and discharge FETs are turned OFF		The discharge FET is restored to the status defined by the DCHG_ON bit	NTC_SEVERE_OT_P RDRV_MSK masks reaction on CHG/ DCHG pins
Severe NTC OT		Balancing is interrupted on all cells		FUSE pre-driver is disabled	NTC_SEVERE_OT_FU SE_MSK masks reaction on FUSE pin
	assitemotification	FUSE pre-driver is enabled		Balancing FETs are restored to the status defined by the corresponding BAL <x>_ON bit</x>	NTC_SEVERE_OT_BA L_MSK masks reaction on balancing
		FAULTN line is asserted		FAULTN line is released	NTC_SEVERE_OT_FA ULTN_MSK masks reaction on FAULTN pin
	If NTC voltage raises above NTC_UT_TH, the corresponding UT counter is incremented by 1	The NTC_UT flag is set	If NTC voltage falls below NTC_UT_TH, the corresponding UT counter is decremented by 1.	The charge FET is restored to the status defined by the corresponding I <sup>2</sup> C bit	NTC_EN masks measurement execution. The UT flag of a disabled NTC can always be cleared
NTC UT	If the UT counter reaches NTC_UT_CNT_TH, the	The Charge FET is turned OFF	If the UT counter reaches zero, the	FAULTN line is	NTC_UT_PRDRV_MS K masks reaction on CHG pin
	NTC UT fault is acknowledged	FAULTN line is asserted	NTC_UT flag can be cleared by MCU	released	NTC_UT_FAULTN_MS K masks reaction on FAULTN pin

#### 3.4.3.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted:

DS14012 - Rev 3 page 21/65



VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 15. NTC measurement parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Pin
V <sub>NTC_RANGE</sub>	NTC pin voltage input measurement range	Ratiometric, design info	0.2		$V_{VREG}$	V	NTC
V <sub>NTC_RES</sub>	Cell voltage measurement resolution	Design info		0.806 (V <sub>VREG</sub> /2 <sup>12</sup> )		mV	NTC
N <sub>BIT</sub>	ADC bit number	Design info		12		bit	NTC
I <sub>NTC_LEAK</sub>	NTC leakage current	ADC not converting			150	nA	NTC
V <sub>NTC_GAIN_ERR</sub>	NTC gain error	0.2 V ≤ VNTC ≤ VREG -40 °C< T <sub>J</sub> <105 °C	-0.8		+0.8	%	NTC
V <sub>NTC_OFFSET_ERR</sub>	NTC Offset Error		-2		+2	LSB	NTC
V <sub>NTC_NOISE</sub>	NTC Conversion noise			1		LSB rms	NTC
T <sub>TEMP_FILTER</sub>	NTC acquisition filter time	Tested by SCAN		0.8		ms	NTC
V <sub>NTC_OT_TH</sub>	Programmable NTC OT threshold (12 bit) $V_{NTC_{OTTH}} = V_{NTC\_RES} * CODE$	Tested by SCAN	0		V <sub>VREG</sub>	V	NTC
N <sub>NTC_OT_CNT_TH</sub>	Programmable NTC OT event counter threshold (4 bit)	Tested by SCAN	1		15	events	NTC
Vntc_severe_ot_ delta_th	Programmable NTC severe OT threshold (negative delta in respect to NTC OT Threshold, 12 bit) $V_{NTCSEVEREOT} = V_{NTCOTH} - V_{NTC\_RES} *CODE$ In case of underflow, the $V_{NTCSEVEREOT}$ is saturated to the min specified value	Tested by SCAN	0		V <sub>VREG</sub>	V	NTC
V <sub>NTC_UT_TH</sub>	Programmable NTC UT threshold (12 bit) $V_{NTC_{UTTH}} = V_{NTC\_RES} * CODE$	Tested by SCAN	0		V <sub>VREG</sub>	V	NTC
N <sub>NTC_UT_CNT_TH</sub>	Programmable NTC UT event counter threshold (4 bit)	Tested by SCAN	1		15	events	NTC

### 3.4.4 Die temperature monitor (T<sub>J</sub>)

The die temperature step of the voltage conversion routine monitors L9961 junction temperature. This step is always enabled. The die temperature is encoded according to the following formula:

#### Die temperature measurement

$$T_{j}[^{\circ}C] = 343.165 - 0.196*DIE\_TEMP\_MEAS$$
 (1)

Die temperature measurements are stored in the DIE\_TEMP\_MEAS register and compared to a programmable threshold in order to detect the failures listed in Table 18.

DS14012 - Rev 3 page 22/65



	indicated the production members and supplied the						
Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable		
		The DIE_OT flag is set		Charge FET is restored to the status defined by the CHG_ON bit	DIE_OT_PRDRV_MSK masks reaction on CHG/DCHG pins		
DIE OT	If Die temperature raises above T <sub>OT_TH</sub> ,	Both charge and discharge FETs are turned OFF	If Die temperature falls below T <sub>OT_TH</sub> –	The discharge FET is restored to the status defined by the DCHG_ON bit	masks reaction on CHG/DCHG pins  DIE_OT_BAL_MSK masks reaction on balancing  DIE_OT_FAULTN_MS K masks reaction on		
DIE OT	the DIE_OT fault is acknowledged	Balancing is interrupted on all cells	T <sub>OT_HYST</sub> , the DIE_OT flag can be cleared by MCU upon read	Balancing FETs are restored to the status defined by the corresponding BAL <x>_ON bit</x>			
		FAULTN line is		FAULTN line is			

Table 16. Die temperature monitor diagnostics

#### 3.4.4.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

asserted

Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>j_ERR</sub>	Die temperature total conversion error	-10	-	10	°C
T <sub>OT_TH</sub>	Overtemperature threshold	150	-		°C
T <sub>OT_HYST</sub>	Overtemperature threshold hysteresis	5	-	15	°C

Table 17. Die temperature monitor electrical parameters

released

#### 3.4.5 Diagnostics principle


The following example on Cell UV detection applies to all diagnostics featuring a programmable event counter. The counter implements a symmetric hysteresis:

- Each fault is asserted if the corresponding threshold is overcome. In such a case L9961 puts in place the programmed reactions, based on the masking bits
- Fault counter is saturated to the programmed threshold as long as fault is still present. During such an
  interval, any attempt to clear the fault status is discarded. To avoid inadvertent fault detection, fault counter
  threshold is saturated to 1 on the lower bound, meaning that at least one fault event must occur for fault
  detection. Writing a '0' to any I<sup>2</sup>C fault counter threshold will result in internal threshold being clamped to '1'
- When fault is removed and event counter reaches zero, the fault flag can be cleared on write by MCU. In such a case, system is brought back to functional state.

DS14012 - Rev 3 page 23/65



Figure 7. Example of cell UV detection



DS14012 - Rev 3 page 24/65



#### 3.5 Current conversion routine

The current conversion routine can be enabled by programming the CSA\_EN bit: if disabled, the ADC, the monitoring functions and coulomb counting are not available.

Enabling the current conversion routine increases VB current consumption by IVB NORM DELTA CSA.

#### 3.5.1 Current sense ADC (ISENSEP/ISENSEM)

L9961 integrates a current sense amplifier and a fully differential sigma-delta ADC, capable of performing continuous acquisition of the pack current using an external shunt resistor connected between ISENSEP and ISENSEM pins.

Each sample acquisition lasts T<sub>CUR\_FILTER</sub> (programmable via T\_CUR\_FILTER field) and a new acquisition starts upon completion of the previous conversion.

The latest sample acquired by the ADC is available in the CUR\_INST\_MEAS register, encoded in 2's complement.

The CSA comes with a native gain error of CSA<sub>GAIN\_ERR</sub>. To further improve the accuracy, L9961 offers the possibility to perform end of line calibration using a single setpoint. By programming the CSA\_GAIN\_FACTOR register, the gain error can be reduced down to CSA<sub>GAIN\_ERR\_CAL</sub>.

The end of line calibration procedure is the following:

 Read the CSA\_GAIN\_FACTOR register and store the factory correction factor K<sub>GAIN\_FACTORY</sub> in a temporary variable

CSA GAIN FACTOR register is decoded as follows:

#### CSA\_GAIN\_FACTOR decode

$$CSA\_GAIN\_FACTOR_{decimal} = b[15]*2^{0} + b[14]*2^{-1} + b[13]*2^{-2} + \dots$$

$$+ b[0]*2^{-15}$$
(2)

- 1. Force a precise and stable  $V_{CSA\ CAL}$  voltage on the ISENSEP-ISENSEM pair
- 2. Enable the CSA and the Coulomb counter by programming CSA\_EN = 1 and CC\_ACC\_EN = 1
- 3. Let the Coulomb counter acquire at least 30 samples in order to eliminate any superimposed noise
- 4. Download the Coulomb counter data as described in Section 3.5.2 Coulomb counting and extract the  $V_{CSA\ MEAS}$  average value
- 5. Calculate the gain correction factor K<sub>GAIN CAL</sub>

#### CSA gain correction factor definition

$$K_{GAIN_{CAL}} = \frac{V_{CSA_{CAL}}}{V_{CSA_{MEAS}}} \tag{3}$$

1. Calculate the End Of Line correction factor K<sub>GAIN</sub> EOL and write it into the CSA\_GAIN\_FACTOR register

#### CSA end of line correction factor calculation

$$K_{GAINEOL} = K_{GAINEACTORY} K_{GAINCAL} \tag{4}$$

1. Push the data into the NVM following the procedure described in the Non-Volatile Memory (NVM) Total conversion error (TCE) can be computed as the following formula (see CSA total conversion error) where the gain error CSA<sub>GAIN</sub> can be either CSA<sub>GAIN\_ERR</sub> or CSA<sub>GAIN\_ERR\_CAL</sub> depending if end of line calibration is performed or not.


DS14012 - Rev 3 page 25/65



#### **CSA total conversion error**

$$\begin{cases}
|TCE| = TCE_{25^{\circ}C} + \frac{\Delta TCE}{\Delta T} | T_{AMB} - 25^{\circ}C | \\
TCE_{25^{\circ}C} = |CSA_{OFFSET}| + |CSA_{GAIN}| |V_{ISENSEP} - V_{ISENSEM}| \\
+ |CSA_{INL}|^* \frac{\left(|V_{ISENSEP} - V_{ISENSEM}| - |V_{DIFF}|^* |V_{ISENSEP} - V_{ISENSEM}| \right)}{\left(\frac{V_{DIFF}}{2}\right)^2} \\
\frac{\Delta TCE}{\Delta T} = |CSA_{OFFSET}|^* \frac{|V_{ISENSEP} - V_{ISENSEM}|}{|V_{DIFF}|^*} + |CSA_{GAIN}|^* \frac{|V_{ISENSEP} - V_{ISENSEM}|}{|V_{DIFF}|^*} \\
\frac{|V_{DIFF}|^*}{|V_{DIFF}|^*} + |CSA_{GAIN}|^* |V_{DIFF}|^* \\
\frac{|V_{DIFF}|^*}{|V_{DIFF}|^*} + |V_{DIFF}|^* |V_{DIFF}|^* \\
\frac{|V_{DIFF}|^*}{|V_{$$

Figure 8. Current sense ADC total conversion error



GADG120820221205SA

#### 3.5.1.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 18. Current sense ADC electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DIFF_RANGE</sub>	ADC differential input range for coulomb counting and overcurrent monitor  ISENSEP-ISENSEM	Design info	-200		200	mV
V <sub>DIFF_RANGE_EXT</sub>	ADC extended differential input range for short-circuit in discharge protection ISENSEP-ISENSEM	Design info	0		300	mV
V <sub>CM_RANGE</sub>	ADC common mode input range (ISENSEP+ISENSEM)/2	Design info	-200		200	mV

DS14012 - Rev 3 page 26/65



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T <sub>CUR_</sub> FILTER	Programmable current Sense sample acquisition time (2 bit) $T_{CUR_{FILTER}}$ = $528us*2^{(3 + CODE)}$	Tested by SCAN	4.22		33.79	ms
N <sub>BIT_CSA</sub>	ADC bit number: encoding is in 2's complement	Design info		16		bit
V <sub>CUR_RES</sub>	CSA resolution	Design info		V <sub>DIFF_RANGE_E</sub> XT /2 <sup>NBIT_CSA-1</sup>		mV
I <sub>CSA_LEAK</sub>	ISENSEP, ISENSEM input leakage differential current	ISENSEP, ISENSEM in [0-3.3] V range			190	nA
R <sub>CSA_IN_DIFF</sub>	ISENSEP, ISENSEM differential input impedance	ISENSEP-ISENSEM falls within V <sub>DIFF_RANGE</sub> Guaranteed by design	400			kΩ
CSA <sub>GAIN_ERR</sub> _CAL	ADC post-calibration gain error	Post-soldering  After customer EOL calibration using a single point  T <sub>AMB</sub> = 25 °C  2.6 mV <   ISENSEP- ISENSEM   < V <sub>DIFF_RANGE</sub>	-0.1		0.1	%
CSA <sub>GAIN_ERR</sub>	ADC native gain error	Post-soldering  T <sub>AMB</sub> = 25 °C  2.6 mV <   ISENSEP-ISENSEM   < V <sub>DIFF</sub> RANGE	0.5		0.5	%
CSA <sub>GAIN_ERR_THERM_</sub> DRI FT	Gain error thermal drift	Guaranteed by characterization  ISENSEP-ISENSEM falls within V <sub>DIFF_RANGE</sub>	-1		+1	LSB/°C
CSA <sub>OFFSET_ERR</sub>	ADC native offset error	Long term average over 100 samples using Coulomb counter T <sub>AMB</sub> = 25 °C	-1		1	LSB
CSA <sub>LOW_RANGE_ERR</sub>	Total conversion error in low range, including post-soldering, ageing effects and INL	0 mV <   ISENSEP- ISENSEM   ≤ 2.6 mV Guaranteed by test bench characterization T <sub>AMB</sub> = 25 °C	-2		+2	LSB
CSA <sub>OFFSET_ERR_THERM_</sub> DRIFT	Offset error thermal drift	Guaranteed by characterization	-0.007		0.007	LSB/°C
V <sub>CSA_NOISE</sub>	+/- 3 $\sigma$ distribution over 100 samples	Guaranteed by characterization	-7		7	LSB
CSA <sub>INL_ERR</sub>	ADC integral non linearity error	Guaranteed by characterization	-8		8	LSB

DS14012 - Rev 3 page 27/65



#### 3.5.2 Coulomb counting

To enable the accumulation function, the CC\_ACC\_EN bit must be set. When Coulomb counting is active, current samples are continuously accumulated in the CC\_ACC register, while the CC\_SAMPLE\_CNT counts the number of samples stored in the accumulator. Disabling the Coulomb counting will cause accumulator and sample counter reset: to avoid loss of information, the MCU is supposed to download the Coulomb counter information before disabling it.

MCU must periodically poll the Coulomb counter to retrieve the charge information. The following procedure has to be implemented in order to guarantee proper data synchronization between accumulator and sample counter:

- 1. MCU writes CC ACC MSB register with 0xFFFF data
  - a. The accumulator is cleared upon write
  - b. A snapshot of the internal sample counter and accumulator is loaded into CC\_SAMPLE\_CNT, CC\_ACC\_MSB and CC\_ACC\_LSB fields
  - The shadow register of the internal sample counter is in the meantime reset.
- 2. MCU reads the CC\_ACC\_MSB register
- 3. MCU reads the CC\_ACC\_LSB\_CNTR register

The Coulomb counting operation requires the MCU to track the charge added/subtracted from the battery pack over time. L9961 helps tracking the charge variation  $\Delta Q$  in the battery pack by continuously acquiring and accumulating the current. This significantly reduces the MCU reading rate, simplifying user SW.

Coulomb counting routine may refer to a known previous charge Q(t<sub>0</sub>) and apply the following equation:

#### Coulomb counting algorithm

$$\begin{cases} Q(t_k) = Q_{t0} + \Delta Q = Q_{t0} + \Delta T \sum_{k=1}^{K} I_{CELL}(k) = Q_{t0} + \frac{T_{CUR\_FILTER}}{R_{SHUNT}} \sum_{k=1}^{K} V_{DIFF}(k) \\ \sum_{k=1}^{K} V_{DIFF}(k) = CC\_ACC^*V_{CUR\_RES} \end{cases}$$

$$(6)$$

#### Where:

- V<sub>DIFF</sub> = ISENSEP-ISENSEM
- CC ACC is the accumulator, encoded in 2's complement
- R<sub>SHUNT</sub> is the external shunt resistor mounted between ISENSEP and ISENSEM

Then, the  $Q(t_k)$  just evaluated becomes the  $Q(t_0)$  for the next iteration.

The CC\_SAT read-only flag reports the status of the accumulator and sample counter: if one of the two accumulators of the two saturates, the CC\_SAT is set to '1' and a RDY pulse is generated to inform MCU that the registers data are ready. Meanwhile, the accumulation is stopped and CC\_ACC and CC\_SAMPLE\_CNT are frozen.

#### 3.5.2.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted:

VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 19. Coulomb counter electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
N <sub>ACC</sub>	Coulomb counter accumulator size	Design info	-	24	-	bit
N <sub>SAMPLE_CNT</sub>	Coulomb counter sample counter size	Design info	-	8	-	bit

DS14012 - Rev 3 page 28/65



#### 3.5.3 Overcurrent monitor

When the CSA is enabled, L9961 can protect the battery pack from overcurrent events in both charge and discharge directions. The absolute value of each current sample is compared to a programmable digital threshold CSA.

This diagnostic can be enabled via OVC\_EN bit and covers the failures listed in Table 20.

To avoid false detections, overcurrent thresholds shall only be modified while OVC EN = 0.

The recommended re-engagement strategy in case of persistent OVC failure detection is:

- Poll the PERSIST\_OVC\_<x> flags for at least 5T<sub>CUR\_FILTER</sub> to check if fault is still present
  - If the flag can be cleared, fault has disappeared and FET can be re-engaged
  - Otherwise, re-engaging the FET is not recommended and SW should let L9961 blow the FUSE (if not masked)

Table 20. Overcurrent diagnostics

Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable
		The OVC_CHG flag is set		The Charge FET is restored to the status defined by the CHG_ON bit	CSA_EN masks measurement execution. When disabled, the OVC_CHG flag can always be cleared
Overcurrent in charge	If the ISENSEM  — ISENSEP voltage raises above  VOVC_CHG_TH, the  OVC_CHG fault is  acknowledged.	The charge FET is turned OFF	If the ISENSEM  – ISENSEP voltage falls below V <sub>OVC_TH</sub> , the OVC_CHG flag can be cleared by MCU	FAULTN line is	OVC_EN masks diagnostic execution and all reactions. When disabled, the OVC_CHG flag can always be cleared
		FAULTN line is		released	OVC_CHG_PRDRV_ MSK masks reaction on CHG pin
		asserted			OVC_CHG_FAULTN_ MSK masks reaction on FAULTN pin
	S IDENDER VOIIAGE	The PERSIST_OVC_CHG flag is set	If the ISENSEM  — ISENSEP voltage falls below VPERSIST_OVC_TH for 4 consecutive samples, the PERSIST_OVC_CHG flag can be cleared by MCU	FUSE pre-driver is disabled	CSA_EN masks measurement execution. When disabled, the PERSIST_OVC_CHG flag can always be cleared
Persistent charge current		FUSE pre-driver is enabled	If CHG FET is ON and OVC_EN	FAULTN line is	OVC_EN masks diagnostic execution and all reactions. When disabled, the PERSIST_OVC_CHG flag can always be cleared
			is ENABLE, the PERSIST_OVC_CHG counter is reset to 0	released	PERSIST_OVC_CHG _FUSE_MSK masks reaction on FUSE pin
		FAULTN line is asserted			PERSIST_OVC_CHG _FAULTN_MSK masks reaction on FAULTN pin

DS14012 - Rev 3 page 29/65



Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable	
		The OVC_DCHG flag is set		The Discharge FET is restored to the status defined by the DCHG_ON bit	CSA_EN masks measurement execution. When disabled, the DOVC_CHG flag can always be cleared	
Overcurrent in discharge	turrica or r		ISENSEM voltage falls below V <sub>OVC_TH</sub> , the OVC_DCHG flag		OVC_EN masks diagnostic execution. When disabled, the OVC_DCHG flag can always be cleared	
		MCU	· · · · · · · · · · · · · · · · · · ·	IAUL	FAULTN line is released	OVC_DCHG_PRDRV _MSK masks reaction on DCHG pin
					OVC_DCHG_FAULT N_MSK masks reaction on FAULTN pin	
	If the DCHG FET is OFF (either commanded by user or forced by diagnostics) and the ISENSEP – ISENSEM voltage raises above VPERSIST_OVC_TH, for 4 consecutive samples, the PERSIST_OVC_DCH G fault is acknowledged.	The PERSIST_OVC_DCH G flag is set	If the ISENSEP – ISENSEM voltage falls below VPERSIST_OVC_TH for 4 consecutive samples, the PERSIST_OVC_DCH G flag can be cleared by MCU	FUSE pre-driver is disabled	CSA_EN masks measurement execution. When disabled, the PERSIST_OVC_DCH G flag can always be cleared	
Persistent discharge current		FUSE pre-driver is enabled	If DCHG FET is ON		OVC_EN masks diagnostic execution. When disabled, the PERSIST_OVC_DCH G flag can always be cleared	
		FAULTN line is	and OVC_EN is ENABLE, the PERSIST_OVC_DCH G counter is reset to 0	FAULTN line is released	PERSIST_OVC_DCH G_FUSE_MSK masks reaction on FUSE pin	
		asserted			PERSIST_OVC_DCH G_FAULTN_MSK masks reaction on FAULTN pin	

## 3.5.3.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2;  $T_J$  according to the operating range of Table 5.

Table 21. Overcurrent electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vovc_снв_тн	Programmable overcurrent in charge threshold (8 bit) $V_{OVC_{CHG_{TH}}} = \\ -128V_{CUR\_RES} *CODE$	Tested by SCAN	- V <sub>CUR_RES</sub> (2 <sup>NBIT_CSA-</sup> 1 – 128)	-	0	mV
V <sub>OVC_DCHG_TH</sub>	Programmable overcurrent in discharge threshold (8 bit)	Tested by SCAN	0	-	V <sub>CUR_RES</sub> (2 <sup>NBIT</sup> -	mV

DS14012 - Rev 3 page 30/65



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	$V_{OVC_{DCHG_{TH}}}$ = $128V_{CUR\_RES}^*CODE$					
V <sub>PERSIST_OVC_TH</sub>	Programmable persistent overcurrent threshold (8 bit). Check is performed on the current absolute value.	Tested by SCAN	0	-	255*V <sub>CUR_RES</sub>	mV

Note: Accuracy of the thresholds depends on the accuracy of the CSA. Refer to Table 20.

## 3.5.4 Short-circuit in discharge protection

When the CSA is enabled, L9961 protects the battery pack from short-circuit in discharge by sensing the current through the shunt resistor with a faster filter time  $T_{SC\_FILTER}$ , programmable in the SC\_FILTER field. This diagnostic is enabled using SC\_EN bit and covers the failures listed in Table 22.

Writing SC\_EN = 1 enables the short-circuit monitor after a maximum delay of 528  $\mu$ s. To avoid false detections, overcurrent thresholds shall only be modified while SC\_EN = 0

Table 22. Short-circuit in discharge diagnostics

Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable					
		The SC_DCHG flag is set	If the If the (ISENSEP – ISENSEM)	The Discharge FET is restored to the status defined by the DCHG_ON bit	CSA_EN masks measurement execution. When disabled, the SC_DCHG flag can always be cleared					
Short-circuit in discharge	If the (ISENSEP – ISENSEM) voltage rises above V <sub>SC_TH</sub> for longer than T <sub>SC_FILTER</sub> , the SC fault is	The Discharge FET is turned OFF	voltage falls below V <sub>SC_TH</sub> for longer than T <sub>SC_FILTER</sub> , the		SC_EN masks diagnostic execution. When disabled, the SC_DCHG flag can always be cleared					
	acknowledged.	EALIL TN line is	FAULTN line is	EALII TN line is	SC_DCHG flag can be cleared by MCU	flag can be cleared by	flag can be cleared by	flag can be cleared by	FAULTN line is released	SC_DCHG_PRDRV_M SK masks reaction on DCHG pin
		asserted	MCO		SC_DCHG_FAULTN_ MSK masks reaction on FAULTN pin					
Persistent short-circuit	If the DCHG FET is OFF (either commanded by user or forced by diagnostics) and the ISENSEP – ISENSEM voltage raises above	The PERSIST_SC_DCHG flag is set	If the If the (ISENSEP – ISENSEM) voltage falls below VPERSIST_SC_ TH for longer	FUSE pre-driver is disabled	CSA_EN masks measurement execution. When disabled, the PERSIST_SC_DCHG flag can always be cleared					
in discharge	VPERSIST_SC_TH, the PERSIST_SC_DCHG fault is acknowledged. Diagnostic is masked for TPERSIST_SC_BLANK starting from DCHG FET OFF event.	FUSE pre-driver is enabled	than  T <sub>SC_FILTER</sub> , the  PERSIST_SC  _DCHG flag can be cleared by MCU	FAULTN line is released	SC_EN masks diagnostic execution. When disabled, the PERSIST_SC_DCHG flag can always be cleared					

DS14012 - Rev 3 page 31/65



Fault type	Assertion condition	IC reaction to assertion	Release condition	IC reaction to flag clear	Maskable
	If the DCHG FET is OFF (either commanded by user		If the If the (ISENSEP – ISENSEM) voltage falls		PERSIST_SC_DCHG_ FUSE_MSK masks reaction on FUSE pin
Persistent short-circuit in discharge	or forced by diagnostics) and the ISENSEP – ISENSEM voltage raises above VPERSIST_SC_TH, the PERSIST_SC_DCHG fault is acknowledged. Diagnostic is masked for TPERSIST_SC_BLANK starting from DCHG FET OFF event.	FAULTN line is asserted	below VPERSIST_SC_ TH for longer than TSC_FILTER, the PERSIST_SC _DCHG flag can be cleared by MCU	FAULTN line is released	PERSIST_SC_DCHG_ FAULTN_MSK masks reaction on FAULTN pin

#### 3.5.4.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SC_RES</sub>	Short-circuit measurement resolution	Design info		2.34 (300 mV/2 <sup>7</sup> )		mV
T <sub>SC_FILTER</sub>	Programmable short-circuit in discharge filter time (3 bit) $T_{SC_{FILTER}} = 32us^*2^{CODE}$	Tested by SCAN	32		512	μs
V <sub>SC_TH</sub>	Programmable short-circuit in discharge threshold (4 bit) $V_{SC_{TH}} = 49.14mV + 14.04mV*CODE$		50		275	mV
Vpersist_sc_th	Programmable persistent short-circuit in discharge threshold (4 bit) $V_{SC_{PERSISTTH}} = 49.14 mV + 14.04 mV *CODE$		50		275	mV
V <sub>SC_TH_TOL</sub>	V <sub>SC_TH</sub> gain error		-10		+10	%
V <sub>SC_TH_OFFSET</sub>	V <sub>SC_TH</sub> offset error		-5		+5	mV
T <sub>PERSIST_SC_BLANK</sub>	Persistent short-circuit in discharge blanking time		224		256	μs

Table 23. Short-circuit in discharge electrical parameters

# 3.6 Cell balancing

L9961 provides passive cell balancing by discharging battery cells through the Cx pins. To activate the balancing switch on a cell, the corresponding BAL<x>\_ON bit must be set. Balancing is inhibited if cell voltage falls below the balance undervoltage threshold (refer to Section 3.4.1 Cell voltage monitor (Cx)).


Balancing current must be limited to a maximum of  $I_{BAL\_MAX}$  via cell filtering resistors. It is recommended balancing only non-adjacent cells. Care must be taken if balancing adjacent cells in order not to violate the  $I_{BAL\_MAX}$  constraint.

To allow cell voltage relaxation, balancing is stopped T<sub>BAL\_SETTLING</sub> before running the first step of the Section 3.4 Voltage conversion routine. It is then automatically re-engaged after the VB step completion.

DS14012 - Rev 3 page 32/65



Figure 9. Balancing timing diagram



GADG220620221343SA

#### 3.6.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 24. Balancing electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Pin
R <sub>DS_ON</sub>	Balancing FET ON resistance	I <sub>OUT</sub> =70 mA			20	Ω	Сх
I <sub>BAL_MAX</sub>	Maximum balancing current	For each balancing FET			70	mA	Сх
T <sub>ON_BAL</sub>	Cell balance driver turn on time	RCx=39 $\Omega$ , external Cap 470 nF From BAL <x>_ON command to 30% of VDS</x>	1	5	12	μs	Сх
T <sub>OFF_BAL</sub>	Cell balance driver turn off time	RCx=39 $\Omega$ , external Cap 470nF From BAL <x>_OFF command to 70% of VDS</x>	3	9	20	μs	Сх
T <sub>BAL_SETTLING</sub>	Settling time before cell measurement	Tested by SCAN		TMEAS_CYCLE/8		ms	Сх

### 3.7 HS/LS pre-drivers (CHG/DCHG/FUSE)

L9961 integrates three pre-driver stages aimed at managing pack connection to external loads and chargers.

### 3.7.1 Battery pack charge/discharge relays (CHG/DCHG)

L9961 uses a dual pre-driver stage to manage the external charge (CHG) and discharge (DCHG) switches. The pre-driver stage can be configured as high side or low side by programming the CHG\_HS\_LS and DCHG\_HS\_LS field.

The gate driver outputs are enabled in NORMAL mode only, and are in HiZ while in STANDBY or SHIPMENT - DEEP SLEEP states.

When in NORMAL state, the CHG an DCHG FETs can be commanded ON/OFF using I<sup>2</sup>C registers:

- DCHG ON commands the DCHG FET
- · CHG ON commands the CHG FE

Several diagnostics may have an impact on CHG/DCHG output state, which can be forced low by L9961 independently of the status of the above commands.

#### 3.7.1.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted:

DS14012 - Rev 3 page 33/65



VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

**Symbol Parameter Test conditions** Min. Typ. Max. Unit Pin Pre-driver expected DCHG, VSD, VSC, **FPRDRV** Application info 2 Hz switching frequency CHG Equivalent capacitive load DCHG, VSD, VSC, nF CPRDRV LOAD Application info 10 on CHG/DCGH pins CHG DCHG, VSD, VSC, V<sub>GS</sub> ON1 CHG/DCHG ON voltage **VB > 5.0 V** 7.2 10.5 11.7 V CHG DCHG, VSD, VSC, CHG/DCHG ON voltage 4.3V < VB < 5.0 V 6.0 V V<sub>GS</sub> ON2 CHG I(CHG) = I(DCHG) = 0.450 mADCHG, VSD, VSC, V<sub>GS</sub> OFF CHG/DCHG OFF voltage 100 m۷ CHG V(VSx)=0 V V(CHG)-V(VSC)=0 V DCHG, VSD, VSC,  $I_{PU}$ CHG/DCHG current source V(DCHG)-V(VSD)=0 V -2.4 -0.6 mA CHG V(VSx)=0 V V(CHG)-V(VSC)=1.4 V DCHG, VSD, VSC,  $I_{PD}$ CHG/DCHG current sink V(DCHG)-V(VSD)=1.4 V 12.5 39.2 85 mA CHG V(VSx)=0 V CHG/DCHG current sink DCHG. VSD. VSC. Design info 18.5 IPD PEAK 9 mΑ peak CHG V(CHG)-V(VSC)=0.3 V CHG/DCHG pulldown DCHG, VSD, VSC,  $R_{PD}$ V(DCHG)-V(VSD)=0.3 V Ω 35 CHG resistance V(VSx)=0 V

Table 25. CHG/DCHG pre-driver electrical parameter

# 3.7.2 FUSE pre-driver

Under certain conditions classified as permanent failures, L9961 can be programmed to activate the FUSE pre-driver. An external NMOS can be driven to blow up a fuse connected in series to the battery pack positive terminal.

The following list of failures is classified as permanent:

- Severe cell UV: aimed at preventing copper deposition (see Section 3.4.1 Cell voltage monitor (Cx))
- Severe cell OV: aimed at preventing explosion hazard (see Section 3.4.1 Cell voltage monitor (Cx))
- VB vs. Sum Of Cells plausibility check fail: aimed at preventing BMS permanent malfunction (see Section 3.4.2 Battery stack monitor (VB))
- Severe NTC OT: aimed at preventing fire hazard (see Section 3.4.3 Cell temperature monitor (NTC))
- Persistent charge current: aimed at preventing overcharge (see Section 3.5.3 Overcurrent monitor)
- Persistent discharge current: aimed at preventing overdischarge (see Section 3.5.3 Overcurrent monitor)
- Persistent short circuit in discharge: aimed at preventing fire hazard (see Section 3.5.4 Short-circuit in discharge protection)

In addition to the internal diagnostics, L9961 can also enable the FUSE predriver upon:

User request through I<sup>2</sup>C

FUSE must start from the OFF condition (FUSE\_TRIG\_FIRE = 01)

FUSE shall be first armed writing FUSE\_TRIG\_ARM = 10

DS14012 - Rev 3 page 34/65



• The FUSE can be then fired setting FUSE\_TRIG\_FIRE = 10 within T<sub>FUSE\_TIMEOUT</sub>, otherwise the fire command will be discarded

Note:

Rewriting FUSE\_TRIG\_ARM = 10 while the timeout is running restarts the timer. Writing FUSE\_TRIG\_FIRE = 01 interrupts the FUSE activation. Writing FUSE\_TRIG\_ARM = 10 while FUSE\_TRIG\_FIRE = 10 immediately fires the FUSE.

Secondary protector activation detection: if the FUSE voltage rises above V<sub>FUSE\_TH</sub> for longer than T<sub>FUSE\_FILTER</sub>, the FUSE pre-driver is enabled and the FUSE\_EXT flag is set. Once triggered, the action can no longer be inhibited unless a GO2SHIP/GO2SLP command is issued.

DS14012 - Rev 3 page 35/65



### 3.7.2.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2;  $T_J$  according to the operating range of Table 5.

Table 26. Coulomb counter electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Pin
I <sub>FUSE</sub>	Fuse pre-driver pullup current	VFUSE = 0V	50			μΑ	FUSE
V <sub>FUSE_TH</sub>	FUSE external activation detection threshold		0.8		1.8	٧	FUSE
V <sub>FUSE_HYST</sub>	FUSE external activation detection threshold hysteresis		0.1		0.5	V	FUSE
T <sub>FUSE_FILTER</sub>	FUSE activation/deactivation digital filter	Tested by SCAN	85	104	120	μs	FUSE
T <sub>FUSE_TIMEOUT</sub>	FUSE fire command timeout in respect to fuse arm event	Tested by SCAN	1.6	2	2.3	S	FUSE
R <sub>FUSE</sub>	FUSE pull down resistance		60	100	150	kΩ	FUSE

DS14012 - Rev 3 page 36/65



### 3.8 Digital IOs (RDY/SDA/SCL/FAULTN\_SAFE/FAULTN/OD)

The following paragraph lists the electrical characteristics of the device digital IOs.

### 3.8.1 Data-ready interrupt pin (RDY)

The RDY pin is used to signal the system MCU when new data is available. The RDY signal is a positive pulse lasting  $T_{RDY\_PULSE}$  upon the following events:

- After each Section 3.4 Voltage conversion routine task is completed (as shown in Figure 11. I<sup>2</sup>C clock polarity)
- If the Coulomb counter saturates (upon CC\_SAT flag positive edge, see Section 3.5.2 Coulomb counting)
- Any time the device enters NORMAL state

Figure 10. RDY pulse generation upon voltage conversion routine task termination



GADG220620221329SA

#### 3.8.1.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 27. RDY Interrupt pin electrical parameters

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Pin
T <sub>RDY_PULSE</sub>	RDY interruput pulse duration	Tested by SCAN	85	104	120	us	RDY

### 3.8.2 Fault interrupt pin (FAULTN)

The FAULTN pin indicates when a failure is detected. FAULTN is an open-drain output active low.

Several failures can be redirected to FAULTN line depending on their masking bit. Refer to Section 3.4 Voltage conversion routine and Section 3.5 Current conversion routine for a list of specific failures.

FAULTN can also be used by a secondary protector in order to disconnect the battery pack from the load or the charger. When not internally pulled low, FAULTN can be externally pulled low for  $T_{FAULTN\_LOW}$ : L9961 will force the CHG/DCHG outputs low, regardless of CHG\_ON and DCHG\_ON commands and L9961 internal diagnostics. The event is latched by FAULTN\_EXT bit. CHG/DCHG will be released upon flag clear by MCU.

DS14012 - Rev 3 page 37/65



### 3.8.2.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2;  $T_J$  according to the operating range of Table 5.

Table 28. Digital output electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Pin
T <sub>FAULTN_LOW</sub>	FAULTN input filter time for secondary protector activation detection	Tested by SCAN	17	21	25	μs	FAULTN

DS14012 - Rev 3 page 38/65



### 3.8.3 MCU emergency reset (FAULTN\_SAFE)

MCU should normally manage the communication with battery charger, ensuring cells are properly charged to 100% state of charge. In case MCU operation fails, the battery cells could be overcharged, leading to fire/explosion hazard.

L9961 can reset the MCU should a cell overvoltage condition be detected. This is done connecting the FAULTN SAFE open-drain output to the MCU reset pin (active low).

When overvoltage failures are directed to FAULTN\_SAFE pin, the output is pulled low for T<sub>FAULTN\_SAFE\_LOW</sub> to allow proper reset of the MCU.

### 3.8.3.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 29. Digital output electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Pin
T <sub>FAULTN_SAFE_LOW</sub>	FAULTN_SAFE low interval	Tested by SCAN	85	104	120	μs	FAULTN_SAFE

#### 3.8.4 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted:

VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 30. Digital output electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	Pin
V <sub>IN_L</sub>	Low input level Valid for FAULTN, SDA, SCL	Slow rising ramp on input pin	0.8	-	1.8	V	SCL, FAULTN
V <sub>IN_HYS</sub>	Input hysteresis Valid for FAULTN, SDA, SCL	Input considered high when VIN > VIN_L + VIN_HYS	0.1	-	0.5	V	SCL, FAULTN
V <sub>OUT_L</sub>	Low output level	IOUT = 2 mA	0	-	0.4	V	RDY
V <sub>OUT_H</sub>	High output level	IOUT = 2 mA	VREG-0.4	-	VREG	V	RDY
T <sub>OUT_RISE</sub>	Output rise time Valid for RDY	Cload=120 pF From 20 to 80% of final value	5	-	35	ns	RDY
T <sub>OUT_FALL</sub>	Output fall time Valid for RDY.	Cload=120 pF From 80 to 20% of initial value	5	-	35	ns	RDY
V <sub>OPEN_DRAIN</sub>	Open-drain equivalent ON resistance measurement Valid for SDA, FAULTN, FAULTN_SAFE, OD	I <sub>OD</sub> =2 mA	0.02	-	0.15	V	SDA, FAULTN, OD, FAULTN_SAFE

## 3.9 I<sup>2</sup>C communication interface

L9961 uses an I<sup>2</sup>C slave peripheral interface to communicate with a host MCU on an addressed I<sup>2</sup>C bus. The I<sup>2</sup>C peripheral uses two lines to implement communication:

- SCL (Serial CLock): a digital input receiving clock from the master unit of the I<sup>2</sup>C bus.
- SDA (Serial DAta): a digital input/output used for sending and receiving data clocked by the master unit of the I<sup>2</sup>C bus


DS14012 - Rev 3 page 39/65



L9961 I<sup>2</sup>C peripheral is compliant to the I<sup>2</sup>C fast standard (400 kbit/s).

### 3.9.1 Clock polarity

Figure 11. I<sup>2</sup>C clock polarity




GADG220620221330SA

Data on SDA line is sampled upon SCL rising edge and it must fulfill  $t_{SU\_DAT}$  (setup) and  $t_{HD\_DAT}$  (hold) constraints, while it is allowed to change during SCL low semi-period. A single bit is transferred per each clock period.

### 3.9.2 START/STOP conditions

Figure 12. I<sup>2</sup>C START/STOP conditions



GADG220620221332SA

Every communication window is defined within START and STOP conditions. These are always generated by the master

- A START condition corresponds to a SDA HI  $\rightarrow$  LO transition while SCL is HIGH. The SCL must verify the  $t_{SU\_STA}$  (setup) and  $t_{HD\_STA}$  (hold) constraints
  - When a START condition is detected an internal watchdog timer is reset and started
- A STOP condition corresponds to a SDA LO  $\rightarrow$  HI transition while SCL is HIGH. The SCL must verify the  $t_{SU\_STO}$  (setup) and  $t_{HD\_STO}$  (hold) constraints
  - If the communication breaks or any issue occurs while a I<sup>2</sup>C frame is ongoing, the IC will be able to re-engage after TI2C\_TIMEOUT time.

After the STOP condition, the bus must be left idle for at least  $t_{BUF}$  before issuing a new START condition. L9961 resets its  $I^2C$  logic upon each START/STOP condition detection.

DS14012 - Rev 3 page 40/65



#### 3.9.3 ACK/NACK

In a communication window, every byte transferred over the I<sup>2</sup>C bus is followed by a 9<sup>th</sup> bit representing the acknowledge (ACK) or not acknowledge (NACK) condition. For each byte, the peripheral receiving data will either confirm its availability to continue the communication (ACK) or will signal unavailable (NACK).

- An ACK is represented by SDA LOW on the 9<sup>th</sup> SCL pulse
- A NACK is represented by SDA HIGH on the 9<sup>th</sup> SCL pulse

The following conditions lead to the generation of a NACK by a receiver:

- Absence of receiver: no receiver is present on the bus with the transmitted address so there is no device to respond with an ACK
- 2. Receiver busy: the receiver is unable to receive or transmit because it is performing a real-time function and is not ready to start communication with the master
- Wrong data received: during the transfer, the receiver gets data or commands that it does not understand. If the CRC check is enabled, L9961 will generate a NACK in case corrupted data is detected.
- 4. Receiver buffer full: during the transfer, the receiver cannot receive more data.
- 5. Transfer completed: a master-receiver must signal the end of the transfer to the slave transmitter.

When L9961 generates a NACK, the error state is latched and any subsequent write operation will not be accomplished. The MCU is expected to issue a STOP condition to reset the I<sup>2</sup>C logic.

## 3.10 I<sup>2</sup>C protocol layer

### 3.10.1 Addressing and R/ $\overline{W}$ bit

The ADDRESS byte is formed by a 7-bit address field plus a R/ $\overline{W}$  bit:

- By default, the ADDRESS is 0b1001001
  - The address can be changed programming the DEV ADDR ID register
  - The address can be stored in the NVM in order to allow the integration of L9961 on a multichip bus
- The R/ $\overline{W}$  bit is processed as follows
  - R/ $\overline{W}$  = 1 means READ
  - R/ $\overline{W}$  = 0 means WRITE

### 3.10.2 CRC

L9961 can check data integrity by means of a CRC. By default, this feature is disabled and can be enabled by programming the CRC\_EN bit.

The CRC poly is: x8+x2+x+1

The CRC initialization is 0.

L9961 exploits the received CRC information to validate each WRITE operation, eventually issuing a NACK and discarding data in case of corruption detection.

In READ operations, L9961 equips the output data with CRC to allow MCU validating the received data. The MCU may:

- validate data on-the-fly, generating a real-time NACK in case of corruption detection
- · validate the data offline, discarding it in case of corruption detection


DS14012 - Rev 3 page 41/65



### 3.10.3 Single read/block read

The READ operation shall be used to retrieve information from the internal I<sup>2</sup>C registers. However, as the device implements a clear on write approach, it will not clear any latch.

Figure 13. I<sup>2</sup>C generic READ operation



The elementary READ operation consists of:

- 1. A START condition
- 2. The SLAVE ADDRESS byte (with R/ $\overline{W}$  = 0) identifying the slave device to be activated
- 3. The REGISTER ADDRESS byte identifying the memory address where data has to be read
- A STOP condition

This first instruction subset loads the starting address into the memory address counter. Then the following sequence starts the download of the data:

- 1. A START condition
- 2. The SLAVE ADDRESS byte (with R/ $\overline{W}$  = 1) identifying the slave device to be activated
- 3. L9961 will output two data bytes
- 4. L9961 will output an optional CRC byte covering all the previous bytes

In a block read, MCU can continue reading by clocking additional packets of two data bytes (plus a third CRC byte optionally generated by L9961). The REGISTER ADDRESS defined at step 3 will be considered as the starting address, and the memory address counter will be incremented by 1 at every 2 bytes output.

In case REGISTER ADDRESS saturates, L9961 will output 0xFF bytes.

The READ operation terminates with a STOP condition.


### 3.10.4 Single WRITE/block WRITE

The WRITE operation shall be used for configuring device parameters and sending actuation commands. As the I<sup>2</sup>C peripheral implements a clear on write approach, the WRITE operation must also be used to reset any latch writing a logic '1' to the corresponding bit.

DS14012 - Rev 3 page 42/65



Figure 14. I<sup>2</sup>C generic WRITE operation



The elementary WRITE operation consists of:

- 1. A START condition
- 2. The SLAVE ADDRESS byte (with R/ $\overline{W}$  = 0) identifying the slave device to be activated
- 3. The REGISTER ADDRESS byte identifying the memory address where data has to be written
- 4. Two data bytes
- 5. An optional CRC byte covering all the previous bytes.

In a block write, the operation can continue by sending other packets formed by two data bytes and an optional CRC covering the previous two bytes. The REGISTER ADDRESS defined at step 3 will be considered as the starting address, and the memory address counter will be incremented by 1 at every 2 bytes received.

In case REGISTER ADDRESS saturates, L9961 will generate a NACK and data will not be written into internal regs.

In case the received CRC is wrong, L9961 generates a NACK and the corresponding data is not written into internal registers.

The WRITE operation terminates with a STOP condition.

### 3.10.5 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted:

VB according to the operating range of Table 2; T<sub>J</sub> according to the operating range of Table 5.

Table 31, I<sup>2</sup>C electrical parameters


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
F <sub>SCL</sub>	Communication frequency	Guaranteed by design	80		400	kHz
t <sub>LOW</sub>	LOW period of the SCL clock		1.3			μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6			μs
t <sub>HD_STA</sub>	SCL hold (high) time, after SDA falling edge has created the START condition, for the START condition to be correctly detected		0.6			μs
tsu_sta	SCL set-up time to high (SDA already high) before SDA falling edge creates the START condition sequence (by falling when SCL is steadily high)		0.6			μs
t <sub>HD_DAT</sub>	SDA hold time after SCL falling edge		300		-	ns
t <sub>SU_DAT</sub>	SDA set-up time before SCL rising edge		100		-	ns
t <sub>r</sub>	Rise time of SDA signal	With 4.7 kΩ pullup resistor and 40 pF load	0		300	ns

DS14012 - Rev 3 page 43/65



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>f</sub>	Fall time of SDA signal	With 4.7 kΩ pullup resistor and 40 pF load	0		300	ns
t <sub>rf_SCL</sub>	Rise/fall time SCL signal		0		300	ns
tsu_sto	SCL set-up time to high (SDA already low) before SDA rising edge creates the STOP condition sequence (by rising when SCL is steadily high)		0.6			μs
t <sub>HD_STO</sub>	SCL hold (high) time, after SDA rising edge has created the STOP condition, for the STOP condition to be correctly detected		0.6			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition		1.3			μs
C <sub>b</sub>	Capacitive load for each bus line				400	pF
t <sub>VD_DAT_ACK</sub>	Data (ACK) valid time				0.9	μs
T <sub>I2C_TIMEOUT</sub>			46	50	54	ms

Figure 15. Timing on the I<sup>2</sup>C bus



GADG220620221346SA

### 3.11 Non-volatile memory (NVM)

L9961 allows saving key I<sup>2</sup>C configuration parameters in the internal NVM. Not all I<sup>2</sup>C registers are stored in the NVM: refer to the register map file attached, where a color code identifies configuration registers stored in the NVM.

The following I<sup>2</sup>C commands allow interacting with the NVM:

- NVM\_WRITE\_READ\_CODE\_CMD = 0xAAAA triggers the NVM upload fetching the data from I<sup>2</sup>C registers
  and moving it to the NVM sectors. The operation lasts T<sub>NVM\_UPLOAD</sub> and during such an interval the MCU
  will not be able to perform I<sup>2</sup>C R/W operations
- NVM\_WRITE\_READ\_CODE\_CMD = 0x5555 triggers the NVM download fetching the data from NVM sectors and moving it to the I<sup>2</sup>C registers. The operation lasts T<sub>NVM\_DOWNLOAD</sub> and during such an interval the MCU will not be able to perform I<sup>2</sup>C R/W operations.

The NVM can be written a maximum of N<sub>NVM\_WRITE\_CYCLES</sub>. If such a limit is exceeded, data retention is not guaranteed. The NVM\_UPLOADS\_COUNT counter stores the number of NVM write operation executed and is saturated to 31.

At each device wakeup the NVM is autonomously re-downloaded and the related I<sup>2</sup>C configuration registers are refreshed. Thus, MCU is not required to run configuration functions at each wakeup.

DS14012 - Rev 3 page 44/65



MCU shall disable any load actuation (CHG/DCHG, balancing and FUSE) before launching an NVM download/upload command.

Data stored in the NVM is checked against corruption:

- If the trimming and calibration data is corrupted, the CRC\_TRIM\_CAL\_FAIL flag is set and the FAULTN pin
  is asserted
- If the user sectors are corrupted, the CRC\_CFG\_FAIL flag is set and the FAULTN pin is asserted

Whenever data corruption is detected (CRC\_TRIM\_CAL\_FAIL or CRC\_CFG\_FAIL), the diagnostic routines will not be stopped and faults might be inadvertently flagged. However, all the actuations due to internal faults will be inhibited as if the corresponding masking bit (\*\_MSK) was set.

A corrupted NVM sector will be downloaded as 0x0.

DS14012 - Rev 3 page 45/65



### 3.11.1 Electrical parameters

All parameters are tested and guaranteed in the following conditions, unless otherwise noted: VB according to the operating range of Table 2;  $T_J$  according to the operating range of Table 5.

Table 32. NVM electrical parameters

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
N <sub>NVM_WRITE_CYCLES</sub>	NVM allowed write cycles	Guaranteed by design	-	-	16	cycles
T <sub>NVM_UPLOAD</sub>	NVM upload time	Guaranteed by design	-	-	65	ms
T <sub>NVM_DOWNLOAD</sub>	NVM download time	Guaranteed by design	-	-	5	ms

DS14012 - Rev 3 page 46/65



# 4 Device register map

L9961 register map is available in the register map file embedded in this document. Registers are classified according to the following syntax:

- RO = Read Only
- RW = Read/Write
- WO = Write Only
- RLW = Clear On Write

Default values of configuration registers written in the NVM correspond to the default ST factory settings. If these values are rewritten by user FW and pushed into the NVM, the default value at each powerup will correspond to the user settings.


DS14012 - Rev 3 page 47/65



# 5 Application information

# 5.1 Power supply circuit

Figure 16. Power supply circuit



GADG220620221348SA

Table 33. Recommended power supply components


Components	Value	Unit	Max. tolerance	Rating	Comments
L <sub>B</sub>	1	μH	20%	100 mA	LPF inductance for battery path. The filter cut-off frequency is $f_C = \frac{1}{2\pi\sqrt{L_B(C_{B1}+C_{B2})}}$
C <sub>B1</sub>	10	μF	10%	50 V	Provide battery stabilization. Filter noise on VB sense line.
C <sub>B2</sub>	220	nF	10%	50 V	Filter high frequency noise on VB sense line. Place as close as possible to VB pin.
C <sub>CP</sub>	68	nF	10%	25 V	Charge pump tank capacitor. Mount as close as possible to VCP pin.
C <sub>CP_1</sub>	6.8	nF	10%	50 V	Charge pump flying capacitor. Mount as close as possible to VCP1P/1M pin.
C <sub>CP_2</sub>	6.8	nF	10%	50 V	Charge pump flying capacitor. Mount as close as possible to VCP2P/2M pin.
C <sub>VREG</sub>	4.7	μF	10%	16 V	Tank for the VREG regulator. Mount as close as possible to VREG pin. Part number C0805C475K4RACAUTO
D <sub>B</sub>	40	V			The BAT54SWFILMY is recommended for protecting VB against reverse battery

DS14012 - Rev 3 page 48/65



# 5.2 Cell voltage sensing and balancing circuit

Figure 17. Cell voltage sensing and balancing circuit



GADG220620221356SA

Table 34. Typical BOM for cell voltage sensing and balancing circuit

Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>LPF</sub>	39	Ω	10%	1/8 W	LPF resistor for cell voltage measurement. It is used also to limit the balancing current. The differential filter cut-off frequency is $f_C = \frac{1}{4\pi R_{LPF}C_{LPF}}$
C <sub>LPF</sub>	470	nF	10%	16 V	LPF capacitor for cell voltage measurement. The differential filter cutoff frequency is $f_C=\frac{1}{4\pi R_{LPF}C_{LPF}}$

### 5.3 Current sense circuit

Figure 18. Current sense circuit




Table 35. Typical current sense BOM

Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>SHUNT</sub>	9	mΩ	1%	3 W	Shunt resistor used for current sensing and coulomb counting. Rating depends on the maximum battery current ( $R_{SHUNT} * I_{SENSE\_MAX}^2$ ). Different $R_{SHUNT}$ values are possible as long as $R_{SHUNT} * I_{SENSE}$ stays in the differential measurement range [-200; +200] mV and the ISENSEp/ ISENSEm AMR are not violated

DS14012 - Rev 3 page 49/65

GADG220620221358SA



Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>ISENSE</sub>	22	Ω	1%	1/10 W	It is used both filter differential and common mode noise on the ISENSEp/ISENSEm input. The differential filter cut-off frequency is $f_C = \frac{1}{4\pi R_{ISENSE}(C_{ISENSE}\_1 + C_{ISENSE}\_2 + \frac{C_{ISENSE}\_CM}{2})} .$ The common mode filter cut-off frequency is $f_C = \frac{1}{2\pi R_{ISENSE}C_{ISENSE}\_CM}$
C <sub>ISENSE_CM</sub>	4.7	μF	10%	16 V	Filter common mode noise. The common mode filter cut-off frequency is $f_{\it C} = \frac{1}{2\pi R_{\it ISENSE} C_{\it ISENSE\_CM}}$
C <sub>ISENSE_1</sub>	4.7	μF	10%	16 V	Filter differencial low frequency noise on the ISENSEp/ISENSEm input. The differential filter cut-off frequency is $f_{C} = \frac{1}{4\pi R_{ISENSE}(C_{ISENSE\_1} + C_{ISENSE\_2} + \frac{C_{ISENSE\_CM}}{2})}$
C <sub>ISENSE_2</sub>	22	nF	10%	16 V	Filter differencial high frequency noise on the ISENSEp/ISENSEm input. The differential filter cut-off frequency is $f_C = \frac{1}{4\pi R_{ISENSE}(C_{ISENSE\_1} + C_{ISENSE\_2} + \frac{C_{ISENSE\_CM}}{2})}  .$

# 5.4 NTC analog front end

Figure 19. NTC measurement circuit




Table 36. NTC analog front end BOM


Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>NTC</sub>	33	kΩ	10%	1/10 W	NTC resistor
R <sub>PU</sub>	33	kΩ	10%	1/10 W	Provide VREG/2 polarization for NTC typical value
R <sub>FIL</sub>	10	kΩ	10%	1/10 W	Filter the NTC signal: cut-off frequency is $f_C = \frac{1}{2\pi R_{FIL}C_{FIL}}$
C <sub>FIL</sub>	10	nF	10%	16 V	Filter the NTC signal: cut-off frequency is $f_C = \frac{1}{2\pi R_{FIL}C_{FIL}}$

DS14012 - Rev 3 page 50/65



# 5.5 HS/LS pre-drivers circuit

Figure 20. HS/LS pre-drivers circuit




GADG220620221400SA

Table 37. Typical HS/LS Pre-Drivers BOM

Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>CHG</sub>	2	ΜΩ	10%	1/10 W	Pull-down resistor
R <sub>DCHG</sub>	2	МΩ	10%	1/10 W	Pull-down resistor
M <sub>CHG</sub>				40 V	Battery charge FET. The STL210N4F7 is suggested
M <sub>DCHG</sub>				40 V	Battery discharge FET. The STL210N4F7 is suggested
D <sub>R</sub>	40	V			Recirculation diode. It is intended to protect VSD/VSC pin by recirculating the energy stored in the parasitic inductance of wires in case of the discharge phase is sudden interrupted.

## 5.6 Fuse circuit

Figure 21. Fuse circuit



DS14012 - Rev 3 page 51/65

Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>FUSE</sub>	2.2	kΩ	10%	1/8 W	Filter the signal coming from redundand protector
C <sub>FUSE</sub>	2.2	nF	10%	16 V	Filter the signal coming from redundand protector
R <sub>FUSE_EXT</sub>	2.2	kΩ	10%	1/8 W	Decoupling resistor for wired-OR connection with a secondary protector
M <sub>FUSE</sub>				40 V	The STL7N6F7 is suggested
D <sub>ZFUSE</sub>	14	V			Clamp the V <sub>GS</sub> of the fuse MOSFET
FUSE	15	А		36 V	The ITV4030L2015NR is suggested
R <sub>PD</sub>	1	ΜΩ	10%	1/8 W	Pull-down resistor. It is intended to keep the voltage low in standby state.

# 5.7 Digital IOs

Figure 22. Typical digital IOs circuit




Table 39. Typical BOM for digital IOs circuit

Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>FLTS_UP</sub>	4.7	kΩ	10%	1/10 W	Pull-up resistor
R <sub>FLT_UP</sub>	4.7	kΩ	10%	1/10 W	Pull-up resistor
R <sub>SCL_UP</sub>	4.7	kΩ	10%	1/10 W	Pull-up resistor
R <sub>SDA_UP</sub>	4.7	kΩ	10%	1/10 W	Pull-up resistor
R <sub>RDY</sub>	100	Ω	10%	1/8 W	LPF resistor for RDY signal. The differential filter cut-off frequency is $f_{C}=\frac{1}{2\pi R_{RDY}C_{RDY}}$
R <sub>NSHIP</sub>	10	kΩ	10%	1/10 W	Debouncing filter resistor for pushbutton

DS14012 - Rev 3 page 52/65



Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>NSHIP_PD</sub>	100	kΩ	10%	1/10 W	Pull-down resistor
R <sub>WAKEUP</sub>	1	kΩ	10%	1/10 W	Debouncing filter resistor for pushbutton
C <sub>NSHIP</sub>	100	nF	10%	50 V	Debouncing filter capacitor for pushbutton
C <sub>WAKEUP</sub>	100	nF	10%	50 V	Debouncing filter capacitor for pushbutton
C <sub>RDY</sub>	100	pF	10%	16 V	LPF capacitor for RDY signal. The filter cut-off frequency is $f_{C} = \frac{1}{2\pi R_{RDY} C_{RDY}}$
РВ					Pushbutton to wakeup L9961 from SHIPMENT - DEEP SLEEP state
D <sub>WAKEUP</sub>	40	٧			Blocking diode

## 5.8 Charger connection

In case of LS configuration if the charger is hot-plugged (that is with its two terminals not in HiZ condition), the VSC pin needs to be protected against AMR violation. ST recommends the application circuit in Figure 23.

On the contrary, the HS configuration does not require any additional component but requires to connect FET's common drain to Vb in order to feed the CP with the higher voltage between battery stack and battery charger, thus ensuring the right overdrive to switch on discharge MOSFET.

Figure 23. Application circuit in LS/HS configuration




Table 40. BOM in LS configuration when charger is hot-plugged

Components	Value	Unit	Max. tolerance	Rating	Comments
R <sub>CHG</sub>	220	kΩ	10%	1/10 W	Pull-down resistor
R <sub>GCHG</sub>	20	kΩ	10%	1/10 W	Limits Zener current
D <sub>ZCHG</sub>	14	٧			Clamps the V <sub>GS</sub> of the CHG MOSFET
DCX144EU-7-F					Level shifter used to drive the CHG MOSFET. DCX144EU-7-F NPN-PNP transistor switch pair is suggested.

DS14012 - Rev 3 page 53/65




## 5.9 Safety bypass

To comply with UL2595 requirements, charging function shall be designed to be inhibited by a safing circuitry independent from L9961. For this reason, ST propose the circuits shown in Figure 24 and Figure 25.

### 5.9.1 Safety bypass in HS configuration

During normal operation, the  $\mu$ C shall drive high the NPN base, thus generating a proper Vgs to turning on the PMOS. In case of fault, the  $\mu$ C shall drive low the NPN base in order to ensure the PMOS turning off.

Figure 24. Fail-safe switch in HS configuration



GADG220620221415SA

Table 41. BOM for Fail-safe switch in HS configuration

Components	Value	Unit	Max. tolerance	Rating	Comments
M <sub>FS</sub>				40 V	Smal signal P-Channel MOSFET used to interrupt the current flowing through CHG pin in case of fault during the charger fase.
R <sub>1</sub>	1	МΩ	10%	1/10 W	
R <sub>2</sub>	330	kΩ	10%	1/10 W	
B <sub>sw</sub>				40 V	NPN fail-safe switch driven by MCU. In case of fault the $\mu$ C drives low the BJT base in order to turns off the P-Channel MOSFET.

DS14012 - Rev 3 page 54/65



### 5.9.2 Safety bypass in LS configuration

Figure 25. Fail-safe switch in LS configuration




Table 42. BOM for Fail-safe switch in LS configuration

Components	Value	Unit	Max. tolerance	Rating	Comments
B <sub>FS</sub>	-	-	-	40 V	NPN fail-safe switch driven by MCU. It shall be sized in order to sink $I_{PU}$ (charge current source) in case of fault during the charger fase. In case of fault the NPN base shall be driven high by MCU.

DS14012 - Rev 3 page 55/65




# 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 6.1 VFQFPN (5x5x1.00 mm) package information

Figure 26. VFQFPN (5x5x1.00 mm) package outline



**BOTTOM VIEW** 

DS14012 - Rev 3 page 56/65



Table 43. VFQFPN (5x5x1.00 mm) package mechanical data

Combal		Dimensions in mm						
Symbol	Min.	Тур.	Max.	Notes				
Α	0.80	0.90	1.00	12				
A1	0.00		0.05	9, 12				
A2		0.2 REF.						
A3	0.10			12				
b	0.20	0.25	0.30	5, 6, 7, 12, 13				
D		5.00 BSC		4, 12				
D2	3.50	3.60	3.70	10, 12				
е		0.50 BSC		12				
Е		5.00 BSC 4, 12						
E2	3.50	3.60	3.70	10, 12				
L	0.30	0.40	0.50	12, 13				
k	0.20							
N		32		8				

Table 44. Tolerance of form and position

Symbol	Tolerance of form and position	Notes
aaa	0.15	
bbb	1.10	
ccc	0.10	
ddd	0.05	
eee	0.08	
fff	0.10	
Note	1, 12	
Ref		
aaa	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	
bbb	The tolerance that controls the position of the entire terminal pattern with respect to Datum's A and B. The center of the tolerance zone for each terminal is defined by the basic dimension "e" as related to Datum's A and B.	
ccc	The tolerance located parallel to the seating plane in which the top surface of the package must be located.	
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension "e".	This tolerance is normally compounded with tolerance zone defined by bbb.

DS14012 - Rev 3 page 57/65



Symbol	Tolerance of form and position	Notes
eee	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly known as the "coplanarity" of the package terminals.
	The tolerance that controls the position of the exposed metal heat feature. The center of the tolerance zone will be the datum's defined by the centerlines of the package body.	

#### **Notes**

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994
- 2. All Dimensions are in millimeters
- 3. Terminal A1 identifier and terminal numbering convention shall conform to JEP95 SPP-002. Terminal A1 identifier must be located within the zone indicated on the outline drawing. Topside terminal A1 indicator may be a molded, or metalized feature. Optional indicator on bottom surface may be a molded, marked or metallized feature
- 4. Outlines with "D" and "E" increments less than 0.5 mm should be registered as "stand alone" outlines. These outlines should use as many of the algorithms and dimensions states in the design standard as possible to insure predictability in manufacturing
- 5. Dimension 'b' / 'b1' / 'b2' applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension 'b' / 'b1' / 'b2' should not be measured in that radius area
- 6. Inner edge of corner terminals may be chamfered or rounded in order to achieve minimum gap "k". This feature should not affect the terminal width "b" / 'b1' / 'b2', which is measured L/2 from the edge of the package body
- 7. Exact shape of the leads at the edge of the package is optional
- 8. "N" is the maximum number of terminal positions for the specified body size. Depopulation is allowed, but only under the following conditions
  - Depopulation scheme must be consistent in each quadrant of the package.
  - Non-symmetric variations should be broken out as separate mechanical outline variations, including depopulation graphics
- 9. A1 is defined as the distance from the seating plane to the lowest point on the package body (standoff)
- 10. Dimension D2 and E2 refer to exposed pad. For exposed pad dimensions see variations Table 43
- 11. For tolerance of form and position see Table 44.
- 12. Critical dimensions:
  - 12.1 A
  - 12.2 A1
  - 12.3 A3
  - 12.4 D & E
  - 12.5 B & L
  - 12.6 e
  - 12.7 D2 & E2
- 13. Dimensions "b" / 'b1' / 'b2' and "L" are measured at terminal plating surface.
- 14. For symbols, recommended values and tolerances see Table 44: (according to package or JEDEC SPEC if registred).

DS14012 - Rev 3 page 58/65



# **Revision history**

Table 45. Document revision history

Date	Revision	Changes
10-Oct-2022	1	Initial release.
21-Dec-2022	2	Modified attached Excel file
12-Jan-2023	3	Updated package in Section Device summary.

DS14012 - Rev 3 page 59/65



# **Contents**

1	Pin d	Pin description and block diagram3		
	1.1	Device	e pinout	3
	1.2	Block	diagram	5
2	Prod	luct ele	ctrical and thermal ratings	6
	2.1	Operat	ting range (OR)	6
	2.2	Absolu	ute maximum ratings (AMR)	7
	2.3	ESD ra	atings	7
	2.4	Therm	al ratings	8
3	Fund	ctional	descriptiondescription	9
	3.1	Device	e funcional states	9
		3.1.1	Shipment - DEEP SLEEP	9
		3.1.2	STANDBY	9
		3.1.3	NORMAL	10
		3.1.4	Electrical parameters	11
	3.2	Wakeu	up sources (NSHIP/WAKEUP)	12
		3.2.1	Electrical parameters	12
	3.3	VREG	LDO	13
		3.3.1	Electrical parameters	13
	3.4	Voltage	e conversion routine	14
		3.4.1	Cell voltage monitor (Cx)	15
		3.4.2	Battery stack monitor (VB)	19
		3.4.3	Cell temperature monitor (NTC)	20
		3.4.4	Die temperature monitor (T <sub>J</sub> )	22
		3.4.5	Diagnostics principle	23
	3.5	Curren	nt conversion routine	25
		3.5.1	Current sense ADC (ISENSEP/ISENSEM)	25
		3.5.2	Coulomb counting	28
		3.5.3	Overcurrent monitor	29
		3.5.4	Short-circuit in discharge protection	31
	3.6	Cell ba	alancing	32



		3.6.1	Electrical parameters	33	
	3.7	HS/LS p	ore-drivers (CHG/DCHG/FUSE)	33	
		3.7.1	Battery pack charge/discharge relays (CHG/DCHG)	33	
		3.7.2	FUSE pre-driver	34	
	3.8	Digital I	Os (RDY/SDA/SCL/FAULTN_SAFE/FAULTN/OD)	37	
		3.8.1	Data-ready interrupt pin (RDY)	37	
		3.8.2	Fault interrupt pin (FAULTN)	37	
		3.8.3	MCU emergency reset (FAULTN_SAFE)	39	
		3.8.4	Electrical parameters	39	
	3.9	I <sup>2</sup> C com	nmunication interface	39	
		3.9.1	Clock polarity	40	
		3.9.2	START/STOP conditions	40	
		3.9.3	ACK/NACK	41	
	3.10	I <sup>2</sup> C prot	ocol layer	41	
		3.10.1	Addressing and R/ W bit	41	
		3.10.2	CRC	41	
		3.10.3	Single read/block read	42	
		3.10.4	Single WRITE/block WRITE	42	
		3.10.5	Electrical parameters	43	
	3.11	Non-vol	atile memory (NVM)	44	
		3.11.1	Electrical parameters	46	
4	Devic	e regis	ter map	47	
5	Application information4				
	5.1	Power s	supply circuit	48	
	5.2	Cell volt	tage sensing and balancing circuit	49	
	5.3	Current	sense circuit	49	
	5.4	NTC an	alog front end	50	
	5.5	HS/LS p	pre-drivers circuit	51	
	5.6	Fuse circuit5			
	5.7	Digital I	Os	52	
	5.8	Charge	r connection	53	



	5.9	Safety bypass		. 54
		5.9.1	Safety bypass in HS configuration	. 54
		5.9.2	Safety bypass in LS configuration	. 55
6	Packa	age info	ormation	.56
	6.1	VFQFP	N (5x5x1.00 mm) package information	. 56
Rev	ision h	istory .		.59



# **List of tables**

Table 1.	Device pinout	
Table 2.	Operating ranges	. 6
Table 3.	Absolute maximum ratings	. 7
Table 4.	ESD protection	. 7
Table 5.	Thermal ratings	. 8
Table 6.	L9961 operating states electrical parameters	11
Table 7.	VREG electrical parameters	12
Table 8.	VREG electrical parameters	13
Table 9.	Voltage conversion routine execution parameters	15
Table 10.	Cell voltage monitor diagnostics	16
Table 11.	Cell voltage monitor electrical parameters	17
Table 12.	Battery stack monitor diagnostics	19
Table 13.	Battery stack monitor external parameters	20
Table 14.	NTC temperature monitor diagnostics	21
Table 15.	NTC measurement parameters	22
Table 16.	Die temperature monitor diagnostics	23
Table 17.	Die temperature monitor electrical parameters	23
Table 18.	Current sense ADC electrical parameters	26
Table 19.	Coulomb counter electrical parameters	28
Table 20.	Overcurrent diagnostics	29
Table 21.	Overcurrent electrical parameters	30
Table 22.	Short-circuit in discharge diagnostics	31
Table 23.	Short-circuit in discharge electrical parameters	32
Table 24.	Balancing electrical parameters	33
Table 25.	CHG/DCHG pre-driver electrical parameter	34
Table 26.	Coulomb counter electrical parameters	36
Table 27.	RDY Interrupt pin electrical parameters	37
Table 28.	Digital output electrical characteristics	
Table 29.	Digital output electrical characteristics	39
Table 30.	Digital output electrical characteristics	39
Table 31.	I <sup>2</sup> C electrical parameters	43
Table 32.	NVM electrical parameters	46
Table 33.	Recommended power supply components	48
Table 34.	Typical BOM for cell voltage sensing and balancing circuit	49
Table 35.	Typical current sense BOM	49
Table 36.	NTC analog front end BOM	50
Table 37.	Typical HS/LS Pre-Drivers BOM	51
Table 38.	Typical BOM of fuse circuit	52
Table 39.	Typical BOM for digital IOs circuit	52
Table 40.	BOM in LS configuration when charger is hot-plugged	53
Table 41.	BOM for Fail-safe switch in HS configuration	54
Table 42.	BOM for Fail-safe switch in LS configuration	55
Table 43.	VFQFPN (5x5x1.00 mm) package mechanical data	
Table 44.	Tolerance of form and position	57
Table 45	Document revision history	50



# **List of figures**

Figure 1.	Block diagram	. 5
Figure 2.	Device FSM	. 9
Figure 3.	Timing diagram: transition from NORMAL to STANDBY upon GO2STBY command	10
Figure 4.	Timing diagram: transition from STANDBY to NORMAL upon WAKEUP detection	11
Figure 5.	Voltage conversion routine steps	15
Figure 6.	Correct management of the task execution periodicity	15
Figure 7.	Example of cell UV detection	24
Figure 8.	Current sense ADC total conversion error	26
Figure 9.	Balancing timing diagram	33
Figure 10.	RDY pulse generation upon voltage conversion routine task termination	37
Figure 11.	I <sup>2</sup> C clock polarity	40
Figure 12.	I <sup>2</sup> C START/STOP conditions	40
Figure 13.	I <sup>2</sup> C generic READ operation	42
Figure 14.	I <sup>2</sup> C generic WRITE operation	43
Figure 15.	Timing on the I <sup>2</sup> C bus	44
Figure 16.	Power supply circuit	48
Figure 17.	Cell voltage sensing and balancing circuit	49
Figure 18.	Current sense circuit	49
Figure 19.	NTC measurement circuit	50
Figure 20.	HS/LS pre-drivers circuit	51
Figure 21.	Fuse circuit	51
Figure 22.	Typical digital IOs circuit	52
Figure 23.	Application circuit in LS/HS configuration	53
Figure 24.	Fail-safe switch in HS configuration	54
Figure 25.	Fail-safe switch in LS configuration	55
Figure 26.	VFQFPN (5x5x1.00 mm) package outline	56



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DS14012 - Rev 3 page 65/65